- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16458 > AD9911/PCBZ (Analog Devices Inc)BOARD EVAL FOR AD9911 PDF資料下載
參數(shù)資料
| 型號： | AD9911/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 24/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9911 |
| 產(chǎn)品培訓(xùn)模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 設(shè)計資源： | AD9911 Eval Brd Schematics AD9911 Eval Brd BOM AD9911 Eval Brd Gerber Files |
| 標準包裝： | 1 |
| 系列： | AgileRF™ |
| 主要目的： | 計時，直接數(shù)字合成（DDS） |
| 已用 IC / 零件： | AD9911 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | AD9911BCPZ-REEL7-ND - IC DDS 500MSPS DAC 10BIT 56LFCSP AD9911BCPZ-ND - IC DDS 500MSPS DAC 10BIT 56LFCSP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD9911
Rev. 0 | Page 30 of 44
I/O PORT
OVERVIEW
The AD9911 I/O port offers multiple configurations to provide
significant flexibility. The I/O port includes an SPI-compatible
mode of operation. Flexibility is provided by four data
(SDIO_0:3) pins supporting four programmable modes of I/O
operation.
Three of the four data pins (SDIO_1:3) can be used for
functions other than I/O port operation. These pins may be set
to initiate a ramp-up or ramp-down (RU/RD) of the 10-bit
amplitude output scalar. One of these pins (SDIO_3) may be
used to provide the SYNC_I/O function.
The maximum speed of the I/O port SCLK is 200 MHz. The
maximum data throughput of 800 Mbps is achieved by using all
SDIO_0:3 pins.
There are four sets of addresses (0x03 to 0x18) that channel
enable bits can access to provide channel independence when
using the auxiliary DDS cores for either test-tone generation or
spur killing. See the Control Register Descriptions section for
further discussion of programming channels that are common
or independent from one another.
I/O operation of the AD9911 occurs at the register level, not the
byte level; the controller expects that all byte(s) contained in the
register address are accessed. The SYNC_I/O function can be
used to abort an I/O operation, thereby not allowing all bytes to
be accessed. This feature can be used to program only a part of
the addressed register. Note that only completed bytes are
stored.
There are two phases to a communications cycle. The first is the
instruction phase, which writes the instruction byte into the
AD9911. Each bit of the instruction byte is registered on each
corresponding rising edge of SCLK. The instruction byte
defines whether the upcoming data transfer is a write or read
operation and contains the serial address of the address register.
Phase 2 of the I/O cycle is of the data transfer (write/read)
between the I/O port controller and the I/O port buffer. The
number of bytes transferred during this phase of the communi-
cation cycle is a function of the register being accessed. The
actual number of additional SCLK rising edges required for the
data transfer and instruction byte depends on the number of
byte(s) in the register and the I/O mode of operation.
For example, when accessing Function Register 1, (FR1), which
is three bytes wide, Phase 2 of the I/O cycle requires that three
bytes are transferred. After transferring all data bytes per the
instruction byte, the communication cycle is complete.
Upon completion of a communication cycle, the AD9911 I/O
port controller expects the next set of rising SCLK edges to be
the instruction byte for the next communication cycle. Data
writes occur on the rising edge of SCLK. Data reads occur on
An I/O_UPDATE transfers data from the I/O port buffer to
active registers. The I/O_UPDATE can either be sent for each
communication cycle or when all I/O operations are complete.
Data remains inactive until an I/O_UPDATE is sent, with the
exception of the channel enable bits in the Channel Select
Register (CSR). These bits require no I/O_UPDATE to be
enabled.
tPRE
tDSU
tSCLK
tSCLKPWL
tSCLKPWH
tDHLD
CS
SCLK
SDIO
SYMBOL
DEFINITION
tPRE
CS SETUP TIME
tSCLK
PERIOD OF SERIAL DATA CLOCK
tSCLKPWH
SERIAL DATA SETUP TIME
tSCLKPWL
SERIAL DATA CLOCK PULSE WIDTH HIGH
tDHLD
SERIAL DATA CLOCK PULSE WIDTH LOW
tDSU
SERIAL DATA HOLD TIME
MIN
1.0ns
2.2ns
5.0ns
2.2ns
1.6ns
0ns
0
5
785
-04
5
Figure 48. Set-Up and Hold Timing for the I/O Port
tDV
CS
SCLK
SDIO
SDO (SDIO_2)
SYMBOL
DEFINITION
MIN
DATA VALID TIME
12ns
057
85
-04
6
Figure 49. Timing Diagram for Data Read for I/O Port
INSTRUCTION BYTE DESCRIPTION
The instruction byte contains the information displayed in
Table 22 where x = don’t care.
Table 22.
MSB
D6
D5
D4
D3
D2
D1
LSB
R/Wb
x
A4
A3
A2
A1
A0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CM252016-33NKL | INDUCTOR CHIP .033UH 2520 SMD |
| VE-24M-EX | CONVERTER MOD DC/DC 10V 75W |
| 2-5504971-0 | CA 62.5/125 LDDZP SCDUP-SCDUP |
| LK2125R82K-T | INDUCTOR MULTILAYER .82UH 0805 |
| UPM1E122MHD6TN | CAP ALUM 1200UF 25V 20% RADIAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9912 | 制造商:AD 制造商全稱:Analog Devices 功能描述:1 GSPS Direct Digital Synthesizer w/ 14-bit DAC |
| AD9912/PCBZ | 制造商:Analog Devices 功能描述:Evaluation Kit For 1 GSPS Direct Digital Synthesizer W/ 14-Bit DAC 制造商:Analog Devices 功能描述:EVAL KIT FOR 1 GSPS DIRECT DGTL SYNTHESIZER W/ 14BIT DAC - Bulk 制造商:Analog Devices 功能描述:EVALUATION BOARD AD9912 1GSPS DDS |
| AD9912A/PCBZ | 功能描述:BOARD EVALUATION FOR AD9912 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| AD9912ABCPZ | 功能描述:IC DDS 1GSPS DAC 14BIT 64LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標準包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9912ABCPZ-REEL7 | 功能描述:IC DDS 1GSPS DAC 14BIT 64LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標準包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。