參數(shù)資料
型號(hào)： AD9887
廠商： Analog Devices, Inc.
英文描述： Dual Interface for Flat Panel Displays
中文描述： 雙接口的平板顯示器
文件頁(yè)數(shù)： 8/40頁(yè)
文件大小： 321K
代理商： AD9887
REV. 0
–8–
AD9887
DESCRIPTIONS OF PINS SHARED BETWEEN ANALOG
AND DIGITAL INTERFACES
HSOUT
Horizontal Sync Output
A reconstructed and phase-aligned version of
the video HSYNC. The polarity of this output
can be controlled via a serial bus bit. In analog
interface mode the placement and duration
are variable. In digital interface mode the
placement and duration are set by the graphics
transmitter.
VSOUT
Vertical Sync Output
The separated VSYNC from a composite
signal or a direct pass through of the VSYNC
input. The polarity of this output can be con-
trolled via a serial bus bit. The placement and
duration in all modes is set by the graphics
transmitter.
Serial Port (2-Wire)
SDA
Serial Port Data I/O
SCL
Serial Port Data Clock
A0
Serial Port Address Input 1
A1
Serial Port Address Input 2
For a full description of the 2-wire serial regis-
ter and how it works, refer to the Control
Register section.
Data Outputs
RED A
Data Output, Red Channel, Port A/Even
RED B
Data Output, Red Channel, Port B/Odd
GREEN A
Data Output, Green Channel, Port A/Even
GREEN B
Data Output, Green Channel, Port B/Odd
BLUE A
Data Output, Blue Channel, Port A/Even
BLUE B
Data Output, Blue Channel, Port B/Odd
The main data outputs. Bit 7 is the MSB.
These outputs are shared between the two
interfaces and behave according to which
interface is active. Refer to the sections on the
two interfaces for more information on how
these outputs behave.
Data Clock Outputs
DATACK
DATACK
Data Output Clock
Data Output Clock Complement
Just like the data outputs, the data clock out-
puts are shared between the two interfaces.
They also behave differently depending on
which interface is active. Refer to the sections
on the two interfaces to determine how these
pins behave.
Various
S
CDT
Chip Active/Inactive Detect Output
The logic for the S
CDT
pin is [analog interface
HSYNC detection] OR [digital interface DE
detection]. So, the S
CDT
pin will switch to
logic LOW under two conditions, when nei-
ther interface is active
or
when the chip is in
full chip power-down mode. The data outputs
are automatically three-stated when S
CDT
is
LOW. This pin can be read by a controller in
order to determine periods of inactivity.
SCAN Function
SCAN
IN
Data Input for SCAN Function
Data can be loaded serially into the 48-bit
SCAN register through this pin, clocking it in
with the SCAN
CLK
pin. It then comes out of
the 48 data outputs in parallel. This function
is useful for loading known data into a graph-
ics controller chip for testing purposes.
Data Output for SCAN Function
The data in the 48-bit SCAN register can be
read through this pin. Data is read on a FIFO
basis and is clocked via the SCAN
CLK
pin.
Data Clock for SCAN Function
This pin clocks the data through the SCAN
register. It controls both data input and data
output.
SCAN
OUT
SCAN
CLK
相關(guān)PDF資料
PDF描述
AD9888 100/140/170/205 MSPS Analog Flat Panel Interface
AD9888KS-100 100/140/170/205 MSPS Analog Flat Panel Interface
AD9888KS-140 TRI N PLUG F 2-13
AD9888KS-170 TRI N RECP M FLG 2-13
AD9888KS-205 TRI N RECP M J/N 2-13
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9887/PCB 制造商:Analog Devices 功能描述:INTRFC DUAL FOR FLAT PNL DISPLAYS 160MQFP - Bulk
AD9887A 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays
AD9887A/PCB 制造商:Analog Devices 功能描述:INTRFC FOR FLAT PNL DISPLAY 16SOIC W - Bulk
AD9887AKS-100 制造商:Analog Devices 功能描述:Interface for Flat Panel Display 160-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:DUAL A/D INTERFACE FOR FLAT PANEL - Bulk
AD9887AKS-140 制造商:Rochester Electronics LLC 功能描述:DUAL A/D INTERFACE FOR FLAT PANEL - Bulk 制造商:Analog Devices 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*