參數(shù)資料
型號(hào)： AD9849AKSTZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 4/32頁(yè)
文件大?。?/td> 0K
描述： IC CCD SIGNAL PROC 12BIT 48LQFP
標(biāo)準(zhǔn)包裝： 1
類型： CCD 信號(hào)處理器，12 位
輸入類型： 邏輯
輸出類型： 邏輯
接口： 3 線串口
安裝類型： 表面貼裝
封裝/外殼： 48-LQFP
供應(yīng)商設(shè)備封裝： 48-LQFP（7x7）
包裝： 托盤
REV. A
AD9848/AD9849
–12–
SERIAL INTERFACE TIMING
SDATA
A0
A1
A2
A4
A5
A6
A7
D0
D1
D2
D3
D4
D5
XX
SCK
SL
A3
NOTES
1. SDATA BITS ARE LATCHED ON SCK RISING EDGES.
2. 14 SCK EDGES ARE NEEDED TO WRITE ADDRESS AND DATA BITS.
3. FOR 16-BIT SYSTEMS, TWO EXTRA DUMMY BITS MAY BE WRITTEN. DUMMY BITS ARE IGNORED.
4. NEW DATA IS UPDATED AT EITHER THE SL RISING EDGE, OR AT THE HD FALLING EDGE AFTER THE NEXT VD FALLING EDGE.
5. VD/HD UPDATE POSITION MAY BE DELAYED TO ANY HD FALLING EDGE IN THE FIELD USING THE UPDATE REGISTER.
VD
HD
SL UPDATED
VD/HD UPDATED
tDS
tDH
tLS
tLH
Figure 3a. Serial Write Operation
SDATA
A0
A1
A2
A4
A5
A6
A7
D0
D1
D2
D3
D4
D5
SCK
SL
A3
NOTES
1. MULTIPLE SEQUENTIAL REGISTERS MAY BE LOADED CONTINUOUSLY.
2. THE FIRST (LOWEST ADDRESS) REGISTER ADDRESS IS WRITTEN, FOLLOWED BY MULTIPLE 6-BIT DATA-WORDS.
3. THE ADDRESS WILL AUTOMATICALLY INCREMENT WITH EACH 6-BIT DATA-WORD (ALL 6 BITS MUST BE WRITTEN).
4. SL IS HELD LOW UNTIL THE LAST DESIRED REGISTER HAS BEEN LOADED.
5. NEW DATA IS UPDATED AT EITHER THE SL RISING EDGE, OR AT THE HD FALLING EDGE AFTER THE NEXT VD FALLING EDGE.
D0
D1
D2
D3
D4
D5
D0
...
DATA FOR STARTING
REGISTER ADDRESS
DATA FOR NEXT
REGISTER ADDRESS
D2
D1
Figure 3b. Continuous Serial Write Operation
COMPLETE REGISTER LISTING
Table I.
Register
Description
Register
Description
oprmode
AFE Operation Modes
h1drv
H1 Drive Current
ctlmode
AFE Control Modes
h2drv
H2 Drive Current
preventpdate
Prevents Loading of VD-Updated Registers
h3drv
H3 Drive Current
readback
Enables Serial Register Readback Mode
h4drv
H4 Drive Current
vdhdpol
VD/HD Active Polarity
rgpol
RG Polarity
fieldval
Internal Field Pulse Value
rgposloc
RG Positive Edge Location
hblkretime
Retimes the H1 hblk to Internal Clock
rgnegloc
RG Negative Edge Location
tgcore_rstb
Reset Bar Signal for Internal TG Core
rgdrv
RG Drive Current
h12pol
H1/H2 Polarity Control
shpposloc
SHP Sample Location
h1posloc
H1 Positive Edge Location
shdposloc
SHD Sample Location
h1negloc
H1 Negative Edge Location
NOTES
1. All addresses and default values are expressed in hexadecimal.
2. All registers are VD/HD updated as shown in Figure 3a, except for the above-listed registers that are SL updated.
相關(guān)PDF資料
PDF描述
AD9847AKSTZ IC CCD SIGNAL PROC 10BIT 48-LQFP
AD9944KCPZ IC CCD SIGNAL PROCESSOR 32-LFCSP
3-221185-1 PLUG,75 OHM,COML BNC
AD9943KCPZ IC CCD SIGNAL PROCESSOR 32-LFCSP
AD8497CRMZ IC THERMOCOUPLE A W/COMP 8MSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9849AKSTZRL 功能描述:IC CCD SIGNAL PROC 12BIT 48LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件
AD9849KST 制造商:Rochester Electronics LLC 功能描述:12 BIT 25 MSPS 5V AFE & T - Tape and Reel 制造商:Analog Devices 功能描述:
AD9849KSTRL 制造商:Analog Devices 功能描述:12 BIT 25 MSPS 5V AFE & T - Tape and Reel
AD9850 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS, 125 MHz Complete DDS Synthesizer
AD9850/CGPCB 制造商:Analog Devices 功能描述:NCO/DDS, CMOS, 125MHZ COMPLETE DDS SYNTHESIZER - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*