參數(shù)資料
型號: AD9826
廠商: Analog Devices, Inc.
英文描述: Complete 16-Bit Imaging Signal Processor
中文描述: 完整的16位影像信號處理器
文件頁數(shù): 8/20頁
文件大?。?/td> 159K
代理商: AD9826
AD9826
–8–
REV. A
T IMING DIAGRAMS
ANALOG
INPUTS
CDSCLK1
CDSCLK2
ADCCLK
OUTPUT
DATA
D<7:0>
PIXEL n (R,G,B)
PIXEL
(n+1)
PIXEL
(n+2)
t
AD
t
C1
t
AD
t
C2C1
t
C2
t
C2ADF
t
C2ADR
t
ADC2
t
OD
t
ADCLK
t
ADCLK
HIGH
BYTE
LOW
BYTE
HB
LB
HB
LB
HB
LB
HB
LB
HB
HB
LB
LB
G(n)
G(n)
R(n)
R(n)
B(n
1)
B(n
1)
G(n
1)
G(n
1)
R(n
1)
R(n
1)
B(n
2)
B(n
2)
G(n
2)
G(n
2)
R(n
2)
t
PRA
t
C1C2
Figure 1. 3-Channel CDS Mode Timing
It is recommended that CDSCLK falling edges do not occur within the first 10 ns following an ADCCLK edge.
ANALOG
INPUTS
CDSCLK1
CDSCLK2
ADCCLK
OUTPUT
DATA
D<7:0>
PIXEL n
PIXEL
(n+1)
PIXEL
(n+2)
t
AD
t
C1
t
AD
t
C2C1
t
C2ADR
t
OD
HIGH BYTE
LOW BYTE
t
C1C2
LOW BYTE
LOW BYTE
HIGH BYTE
HIGH BYTE
t
PRB
PIXEL (n
4)
PIXEL (n
4)
PIXEL (n
3)
PIXEL (n
3)
PIXEL (n
2)
PIXEL (n
2)
t
C2ADF
t
ADCLK
t
ADCLK
t
C2
NOTE
IN 1-CHANNEL CDS MODE, THE CDSCLK1 FALLING EDGE AND THE CDSCLK2 RISING EDGE MUST OCCUR WHILE ADCCLK IS
LOW.
Figure 2. 1-Channel CDS Mode Timing
相關(guān)PDF資料
PDF描述
AD9830 CMOS Complete DDS
AD9830AST CMOS Complete DDS
AD9831 CMOS Complete DDS
AD9831AST CMOS Complete DDS
AD9832 CMOS Complete DDS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9826_12 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 16-Bit Imaging Signal Processor
AD9826-EB 制造商:Analog Devices 功能描述:- Bulk
AD9826KRS 制造商:Analog Devices 功能描述:AFE Video 1ADC 16-Bit 5V 28-Pin SSOP Tube 制造商:Analog Devices 功能描述:IC 16-BIT SIGNAL PROCESSOR
AD9826KRSRL 制造商:Analog Devices 功能描述:AFE Video 1ADC 16-Bit 5V 28-Pin SSOP T/R
AD9826KRSZ 功能描述:IC IMAGE SGNL PROC 16BIT 28-SSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件