參數資料
| 型號： | AD9778BSVZ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 32/56頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 14BIT DUAL 1GSPS 100TQFP |
| 產品培訓模塊： | DAC Architectures |
| 標準包裝： | 1 |
| 位數： | 14 |
| 數據接口： | 并聯 |
| 轉換器數目： | 2 |
| 電壓電源： | 模擬和數字 |
| 功率耗散（最大）： | 300mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-TQFP 裸露焊盤 |
| 供應商設備封裝： | 100-TQFP-EP（14x14） |
| 包裝： | 托盤 |
| 輸出數目和類型： | 4 電流，單極；4 電流，雙極 |
| 采樣率（每秒）： | 1G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
AD9776/AD9778/AD9779
Rev. A | Page 38 of 56
(Register 0x09, Bits<2:0>) should be set to 111. The PLL control
voltage (Register 0x0A, Bits<7:5>) is read back and is propor-
tional to the dc voltage at the internal loop filter output. With
the PLL bias settings given in this section, the readback from
the PLL control voltage should typically be 010, or possibly 001
or 011. Anything outside of this range indicates that the PLL is
not operating correctly.
0
4
8
12
16
20
24
28
32
36
40
44
48
52
56
60
850
2150
2050
1950
1850
1750
1650
1450
1550
1350
1250
1150
1050
950
FVCO (MHz)
P
LL
BAND
05361-072
Figure 75. Typical PLL Band Select vs. Frequency at 25°C
0
4
8
12
16
20
24
28
32
36
40
44
48
52
56
60
850
2150
2050
1950
1850
1750
1650
1450
1550
1350
1250
1150
1050
950
FVCO (MHz)
P
LL
BAND
05361-113
Figure 76. Typical PLL Band Select vs. Frequency over Temperature
The AD977x has an autosearch feature that determines the
optimal settings for the PLL. To enable the autosearch mode, set
Register 0x08, Bits<7:2> to 11111b, and read back the value
from Register 0x08, Bits<7:2>. Autosearch mode is intended to
find the optimal PLL settings only, after which the same settings
should be applied in manual mode. It is not recommended that
the PLL be set to autosearch mode during regular operation.
FULL-SCALE CURRENT GENERATION
Internal Reference
Full-scale current on the I DAC and Q DAC can be set from
8.66 mA to 31.66 mA. Initially, the 1.2 V band gap reference is
used to set up a current in an external resistor connected to
I120 (Pin 75). A simplified block diagram of the reference
circuitry is shown in Figure 77. The recommended value for the
external resistor is 10 kΩ, which sets up an IREFERENCE in the
resistor of 120 μA, which in turn provides a DAC output full-
scale current of 20 mA. Because the gain error is a linear
function of this resistor, a high precision resistor improves gain
matching to the internal matching specification of the devices.
Internal current mirrors provide a current-gain scaling, where
I DAC or Q DAC gain is a 10-bit word in the SPI port register
(Register 0x0A, Register 0x0B, Register 0x0E, and Register 0x0F).
The default value for the DAC gain registers gives an IFS of
approximately 20 mA, where IFS is equal to
32
1024
6
12
27
V
2
.
1
×
×
+
×
gain
DAC
R
I DAC
DAC FULL-SCALE
REFERENCE
CURRENT
SCALING
I DAC GAIN
Q DAC GAIN
Q DAC
AD9779
VREF
10k
Ω
1.2V BAND GAP
0.1
μF
I120
05361-073
Figure 77. Reference Circuitry
35
0
1000
DAC GAIN CODE
I FS
(m
A
)
30
25
20
15
10
5
200
400
600
800
05
36
1-
07
4
Figure 78. IFS vs. DAC Gain Code
Application of Auxiliary DACs in Single Sideband
Transmitter
Two auxiliary DACs are provided on the AD977x. The full-scale
output current on these DACs is derived from the 1.2 V band
gap reference and external resistor. The gain scale from the ref-
erence amplifier current IREFERENCE to the auxiliary DAC reference
current is 16.67 with the auxiliary DAC gain set to full scale
(10-bit values, SPI Register 0x0D and SPI Register 0x11), this
gives a full-scale current of approximately 2 mA for auxiliary
DAC1 and auxiliary DAC2. The auxiliary DAC outputs are not
differential. Only one side of the auxiliary DAC (P or N) is
active at one time. The inactive side goes into a high impedance
state (>100 kΩ). In addition, the P or N outputs can act as
current sources or sinks. The control of the P and N side for
both auxiliary DACs is via Register 0x0E and Register 0x10,
Bits<7:6>. When sourcing current, the output compliance
相關PDF資料 |
PDF描述 |
|---|---|
| DAC8420ES-REEL | IC DAC 12BIT QUAD SRL LP 16-SOIC |
| VE-B6W-MU-S | CONVERTER MOD DC/DC 5.5V 200W |
| VE-B6V-MU-S | CONVERTER MOD DC/DC 5.8V 200W |
| AD7834AN | IC DAC 14BIT QUAD SRL 28-DIP |
| VE-B6M-MU-S | CONVERTER MOD DC/DC 10V 200W |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9778BSVZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 12-/14-/16-Bit, 1 GSPS, Digital-to-Analog Converters |
| AD9778BSVZRL | 功能描述:IC DAC 14BIT DUAL 1GSPS 100TQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:- 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數:16 數據接口:并聯 轉換器數目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD9778BSVZRL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 12-/14-/16-Bit, 1 GSPS, Digital-to-Analog Converters |
| AD9778-EB | 制造商:Analog Devices 功能描述:EVAL BOARD 14-BIT DUAL INTERPOLATION DAC - Bulk |
| AD9778-EBZ | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。