- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373967 > AD9761-EB (Analog Devices, Inc.) Dual 10-Bit TxDAC+⑩ with 2x Interpolation Filters PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9761-EB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Dual 10-Bit TxDAC+⑩ with 2x Interpolation Filters |
| 中文描述： | 雙10位TxDAC系列⑩2倍內(nèi)插濾波器 |
| 文件頁(yè)數(shù)： | 14/23頁(yè) |
| 文件大小： | 246K |
| 代理商： | AD9761-EB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)
AD9761
–14–
REV. A
ensure proper compatibility of most TTL logic families. Figure
31 shows the equivalent digital input circuit for the data, sleep
and clock inputs.
RESET
DATA
SELECT
CLOCK/WRITE
I
0
Q
0
I
1
Q
1
Figure 30. Timing Diagram
DVDD
DIGITAL
INPUT
Figure 31. Equivalent Digital Input
Since the AD9761 is capable of being updated up to 40 MSPS,
the quality of the clock and data input signals are important in
achieving the optimum performance. The drivers of the digital
data interface circuitry should be specified to meet the mini-
mum setup and hold-times of the AD9761 as well as its re-
quired min/max input logic level thresholds. The external clock
driver circuitry should provide the AD9761 with a low jitter
clock input meeting the min/max logic levels while providing
fast edges. Fast clock edges will help minimize any jitter that can
manifest itself as phase noise on a reconstructed waveform.
Digital signal paths should be kept short, and run lengths
matched to avoid propagation delay mismatch. The insertion of
a low value resistor network (i.e., 20
to 100
) between the
AD9761 digital inputs and driver outputs may be helpful in
reducing any overshooting and ringing at the digital inputs,
which contributes to data feedthrough. Operating the AD9761
with reduced logic swings and a corresponding digital supply
(DVDD) will also reduce data feedthrough.
RESET/SLEEP MODE OPERATION
The RESET/SLEEP input can be used either to power-down
the AD9761 or reset its internal digital interface logic. If the
RESET/ SLEEP input is asserted for greater than one clock
cycle but under four clock cycles by applying a logic level “1,”
the internal state machine will be reset. If the RESET/SLEEP
input is asserted for four clock cycles or longer, the power-down
function of the AD9761 will be initiated. The power-down
function turns off the output current and reduces the supply
current to less than 9 mA over the specified supply range of
2.7 V to 5.5 V and temperature range.
The power-up and power-down characteristics of the AD9761 is
dependent upon the value of the compensation capacitor con-
nected to COMP1 and COMP3. With a nominal value of 0.1
μ
F,
the AD9761 takes less than 5
μ
s to power down and approxi-
mately 3.25 ms to power back up.
POWER DISSIPATION
The power dissipation of the AD9761 is dependent on several
factors which include: (1) AVDD and DVDD, the power supply
voltages; (2) I
OUTFS
, the full-scale current output; (3) f
CLOCK
, the
update rate; (4) and the reconstructed digital input waveform.
The power dissipation is directly proportional to the analog
supply current, I
AVDD
, and the digital supply current, I
DVDD
.
I
AVDD
is directly proportional to I
OUTFS
as shown in Figure 32
and is insensitive to f
CLOCK
.
I
OUTFS
– mA
30
01
10
2
3
4
5
6
7
8
9
25
20
15
10
5
I
A
Figure 32. I
AVDD
vs. I
OUTFS
Conversely, I
DVDD
is dependent on both the digital input wave-
form, f
CLOCK
, and digital supply DVDD. Figures 33 and 34 show
I
DVDD
as a function of a full-scale sine wave output ratio’s (f
OUT
/
f
CLOCK
) for various update rate with DVDD = 5 V and DVDD =
3 V respectively
.
5 MSPS
RATIO – f
OUT
/f
CLK
40
30
0.05
0.15
40 MSPS
20
0
0.1
20 MSPS
10 MSPS
10
0
I
D
0.2
50
60
70
2.5 MSPS
Figure 33. I
DVDD
vs. Ratio @ DVDD = 5 V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9761ARS | Dual 10-Bit TxDAC+⑩ with 2x Interpolation Filters |
| AD9761 | Dual 10-Bit TxDAC with 23 Interpolation Filters(內(nèi)插濾波器的雙10位D/A轉(zhuǎn)換器) |
| AD9762 | Analog Devices: Data Converters: DAC 12-Bit, 10 ns to 100 ns Converters Selection Table |
| AD9762-EB | 12-Bit, 125 MSPS TxDAC D/A Converter |
| AD9762AR | 12-Bit, 125 MSPS TxDAC D/A Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9761-EBZ | 功能描述:BOARD EVAL FOR AD9761 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9762 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Analog Devices: Data Converters: DAC 12-Bit, 10 ns to 100 ns Converters Selection Table |
| AD9762AR | 功能描述:IC DAC 12BIT 125MSPS 28-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD9762ARRL | 功能描述:IC DAC 12BIT 100KSPS 28-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類(lèi)型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。