- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8962 > AD9751ASTZ (Analog Devices Inc)IC DAC 10BIT 300MSPS 48-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9751ASTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 3/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 10BIT 300MSPS 48-LQFP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | TxDAC+® |
| 設(shè)置時(shí)間： | 11ns |
| 位數(shù)： | 10 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 165mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 2 電流，單極；2 電流，雙極 |
| 采樣率（每秒）： | 300M |
| 產(chǎn)品目錄頁面： | 785 (CN2011-ZH PDF) |
| 配用： | AD9751-EB-ND - BOARD EVAL FOR AD9751 |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
REV. C
AD9751
–11–
1.2V REF
AVDD
IREF
CURRENT
SOURCE
ARRAY
REFIO
FSADJ
2k
0.1 F
AD9751
REFERENCE
SECTION
ADDITIONAL
EXTERNAL
LOAD
OPTIONAL
EXTERNAL
REFERENCE
BUFFER
Figure 4. Internal Reference Configuration
1.2V REF
AVDD
IREF
CURRENT
SOURCE
ARRAY
REFIO
FSADJ
2k
AD9751
REFERENCE
SECTION
EXTERNAL
REFERENCE
AVDD
Figure 5. External Reference Configuration
PLL CLOCK MULTIPLIER OPERATION
The Phase-Locked Loop (PLL) is intrinsic to the operation of the
AD9751 in that it produces the necessary internally synchronized
2
× clock for the edge-triggered latches, multiplexer, and DAC.
With PLLVDD connected to its supply voltage, the AD9751 is
in PLL active mode. Figure 6 shows a functional block diagram
of the AD9751 clock control circuitry with PLL active. The
circuitry consists of a phase detector, charge pump, voltage
controlled oscillator (VCO), input data rate range control, clock
logic circuitry, and control input/outputs. The
÷2 logic in the
feedback loop allows the PLL to generate the 2
× clock needed
for the DAC output latch.
Figure 7 defines the input and output timing for the AD9751
with the PLL active. CLK in Figure 7 represents the clock that
is generated external to the AD9751. The input data at both
Ports 1 and 2 is latched on the same CLK rising edge. CLK
may be applied as a single-ended signal by tying CLK– to
midsupply and applying CLK to CLK+, or as a differential
signal applied to CLK+ and CLK–.
RESET has no purpose when using the internal PLL and
should be grounded. When the AD9751 is in PLL active
mode, PLLLOCK is the output of the internal phase detector.
When locked, the lock output in this mode is Logic 1.
CLKCOM
TO INPUT
LATCHES
CLKVDD
(3.0V TO 3.6V)
PLLLOCK
CHARGE
PUMP
PHASE
DETECTOR
LPF
PLLVDD
VCO
392
1.0 F
3.0V TO
3.6V
RANGE
CONTROL
(
1, 2, 4, 8)
DIV0
DIV1
DIFFERENTIAL
TO
SINGLE-ENDED
AMP
2
TO DAC
LATCH
CLK+
CLK–
AD9751
Figure 6. Clock Circuitry with PLL Active
PORT 1
DATA X
DATA Y
tH
tS
tLPW
tPD
DATA X
DATA Y
1/2 CYCLE +
tPD
PORT 2
IOUTA OR IOUTB
CLK
DATA IN
7a. DAC Input Timing Requirements with
PLL Active, Single Clock Cycle
PORT 1
DATA X
DATA Z
DATA X
DATA Y
PORT 2
IOUTA OR IOUTB
CLK
DATA IN
DATA Z
DATA W
XXX
DATA W
DATA Y
Figure 7b. DAC Input Timing Requirements with
PLL Active, Multiple Clock Cycles
Typically, the VCO can generate outputs of 100 MHz to 400 MHz.
The range control is used to keep the VCO operating within its
designed range while allowing input clocks as low as 6.25 MHz.
With the PLL active, logic levels at DIV0 and DIV1 determine
the divide (prescaler) ratio of the range controller. Table I gives
the frequency range of the input clock for the different states of
DIV0 and DIV1.
Table I. CLK Rates for DIV0, DIV1 Levels with PLL Active
CLK Frequency
DIV1
DIV0
Range Controller
50 MHz–150 MHz
0
÷1
25 MHz–100 MHz
0
1
÷2
12.5 MHz–50 MHz
1
0
÷4
6.25 MHz–25 MHz
1
÷8
A 392
resistor and 1.0 F capacitor connected in series from
LPF to PLLVDD are required to optimize the phase noise versus
settling/acquisition time characteristics of the PLL. To obtain
optimum noise and distortion performance, PLLVDD should
be set to a voltage level similar to DVDD and CLKVDD.
In general, the best phase noise performance for any PLL range
control setting is achieved with the VCO operating near its
maximum output frequency of 400 MHz.
As stated earlier, applications requiring input data rates below
6.25 MSPS must disable the PLL clock multiplier and provide an
external 2
× reference clock. At higher data rates however, applica-
tions already containing a low phase noise (i.e., jitter) reference
clock that is twice the input data rate should consider disabling the
PLL clock multiplier to achieve the best SNR performance from the
AD9751. Note that the SFDR performance of the AD9751 remains
unaffected with or without the PLL clock multiplier enabled.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-27X-MY-F4 | CONVERTER MOD DC/DC 5.2V 50W |
| VE-J0Z-MZ-F3 | CONVERTER MOD DC/DC 2V 10W |
| VE-27W-MY-F3 | CONVERTER MOD DC/DC 5.5V 50W |
| VE-27T-MY-F3 | CONVERTER MOD DC/DC 6.5V 50W |
| VE-J0Y-MZ-F1 | CONVERTER MOD DC/DC 3.3V 16.5W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9751ASTZKL1 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9751ASTZRL | 功能描述:IC DAC 10BIT 300MSPS 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD9751-EB | 功能描述:BOARD EVAL FOR AD9751 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9752 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 125 MSPS High Performance TxDAC D/A Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。