- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375248 > AD9751 (Analog Devices, Inc.) 10-Bit,300 MSPS High Speed T×DAC+TM D/A Converter(300MSPS,超高速,單通道10位D/A轉換器) PDF資料下載
參數(shù)資料
| 型號： | AD9751 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 10-Bit,300 MSPS High Speed T×DAC+TM D/A Converter(300MSPS,超高速,單通道10位D/A轉換器) |
| 中文描述： | 10位，300 MSPS的高速厚×援商標D / A轉換（300MSPS，超高速，單通道10位的D / A轉換器） |
| 文件頁數(shù)： | 7/12頁 |
| 文件大?。?/td> | 156K |
| 代理商： | AD9751 |
7 REV. PrA
PRELMNARY
DATA
Figure 4. External Reference Configuration
TECHNCAL
short propagation delay.
Following the rising edge, at a time equal to half the
period of CLK , the data in the port 1 latch will be
written to the DAC output latch, again with a corre-
sponding change in the DAC output.
On the next rising edge of CLK , the cycle begins
again with the two input port latches being updated,
and the DAC output latch being updated with the
current data in the port 2 input latch.
AD9751
benefits. T he first benefit relates directly to the power
dissipation of the AD9751, which is proportional to
I
OUT FS
(refer to the POWER DISSIPAT ION section).
T he second benefit relates to the 20 dB adjustment,
which is useful for system gain control purposes.
T he small signal bandwidth of the reference control
amplifier is approximately 500K Hz and can be used
for low frequency small signal multiplying applica-
tions.
optional
external
reference
buffer
additional
external
load
0.1
μ
F
2K
REFIO
FSADJ
1.2V
ref
AVDD
current
array
AD9751
reference
section
IREF
Figure 3. Internal Reference Configuration
AVDD
External
Reference
2K
REFIO
FSADJ
1.2V
ref
AVDD
current
source
array
reference
section
IREF
PLL CLOCK MULTIPLIER OPERATION
T he Phase Locked Loop (PLL) is intrinsic to the
operation of the AD9751 in that it produces the
necessary internally synchronized 2
×
clock for the edge
triggered latches, multiplexer and DAC.
With PLLVDD connected to its supply voltage, the
AD9751 is in PLL ACT IVE mode. Fig 5 shows a
functional block diagram of the AD9751 clock control
circuitry with PLL active. T he circuitry consists of a
phase detector, charge pump, voltage controlled
oscillator (VCO), input data rate range control, clock
logic circuitry and control input/outputs. T he
÷
2 logic
in the feedback loop allows the PLL to generate the 2
×
clock needed for the DAC output latch.
Figure 6 defines the input and output timing for the
AD9751 with the PLL active. CLK in Figure 6
represents the clock which is generated external to the
AD9751 which also updates the input data at ports 1
and 2. CLK may be applied as a single ended signal by
tying CLK - to mid supply and applying CLK to
CLK +, or as a differential signal applied to CLK + and
C L K -.
RESET has no purpose when using the internal PLL
and should be grounded. When the AD9751 is in PLL
ACT IVE mode, LOCK is the output of the internal
phase detector. When locked, the lock output in this
mode will be a logic “1”.
T ypically, the VCO can generate outputs of 100 to 400
MHz. T he range control is used to keep the VCO
operating within its designed range, while allowing
input clocks as low as 6.25 MHz. With the PLL
active, logic levels at DIV0 and DIV1 determine the
divide ratio of the range controller. T able I gives the
frequency range of the input clock for the different
states of DIV0 and DIV1.
A 392
resistor and 1.0
μ
f capacitor connected in
series from LPF to PLLVDD are required to optimize
istics of the PLL. T o obtain optimum noise and
distortion performance, PLLVDD should be set to a
voltage level similar to DVDD.
SNR is partly a function of the jitter generated by the
clock circuitry. As a result, any noise on PLLVDD or
CLK VDD may decrease the SNR at the output of the
DAC. T o minimize this potential problem, PL L VDD
and CLK VDD can be connected to DVDD using an
LC filter network similar to that shown in Figure 7.
In PLL ACT IVE mode, port 1 and port 2 input
latches are updated on the rising edge of CLK . On the
same rising edge, data which was previously stored in
the input port 2 latch is written to the DAC output
latch. T he DAC output will update accordingly after a
Figure 5. AD9751 Clock Circuitry with PLL Active
CLK +
CLK -
DIFF T O
SINGLE
ENDED AMP
T O INPUT
LAT CHES
÷
2
PHASE
DET ECT OR
CHARGE
PUMP
VCO
LPF
PLLVDD
+2.7 to +3.6v
392
1.0
μ
F
LOCK
RANGE CONT ROL
(
÷1, 2, 4, 8
)
T O DAC
LAT CH
DIV0
DIV1
CLK VDD
(+2.7 to +3.6v)
CLK COM
相關PDF資料 |
PDF描述 |
|---|---|
| AD9752 | 12-Bit D/A Converter(100MSPS,12位D/A轉換器) |
| AD9753-EB | 12-Bit, 300 MSPS High-Speed TxDAC+?? D/A Converter |
| AD9755AST | 12-Bit, 300 MSPS High-Speed TxDAC+?? D/A Converter |
| AD9753 | 12-Bit,300 MSPS High Speed T×DAC+TM D/A Converter(300MSPS,超高速,單通道12位D/A轉換器) |
| AD9754 | 14-Bit D/A Converter(100MSPS,14位D/A轉換器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9751AST | 制造商:Analog Devices 功能描述:DAC 1-CH Segment 10-bit 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:10-BIT, 300 MSPS TXDAC+ D/A CONVERTER - Bulk 制造商:Analog Devices 功能描述:IC 10-BIT DAC |
| AD9751ASTRL | 制造商:Analog Devices 功能描述:DAC 1-CH Segment 10-bit 48-Pin LQFP T/R 制造商:Rochester Electronics LLC 功能描述:10-BIT, 300 MSPS TXDAC+ D/A CONVERTER - Tape and Reel |
| AD9751ASTZ | 功能描述:IC DAC 10BIT 300MSPS 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:TxDAC+® 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應商設備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD9751ASTZKL1 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9751ASTZRL | 功能描述:IC DAC 10BIT 300MSPS 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:TxDAC+® 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
發(fā)布緊急采購，3分鐘左右您將得到回復。