VCC V
參數(shù)資料
型號： AD9737A-EBZ
廠商： Analog Devices Inc
文件頁數(shù)： 52/64頁
文件大?。?/td> 0K
描述： BOARD EVAL FOR AD9737A
標準包裝： 1
系列： *
AD9737A/AD9739A
Data Sheet
Rev. | Page 56 of 64
CLOCK INPUT CONSIDERATIONS
D
Q
VCC
VEE
VT
Q
VREF
50
50 50
50
DACCLK_P
DACCLK_N
100
10nF
ADCLK914
AD9737A/AD9739A
10nF
50
09616-
092
Figure 173. ADCLK914 Interface to the AD9737A/AD9739A CLK Input
VCO
PLL
ADF4350
FREF
1.8V p-p
VVCO
1nF
3.9nH
RFOUTA–
RFOUTA+
RFOUTA–
RFOUTA+
100
DACCLK_P
DACCLK_N
DIV-BY-2N
N = 0 – 4
09616-
093
AD9737A/AD9739A
Figure 174. ADF4350 Interface to the AD9737A/AD9739A CLK Input
The quality of the clock source and its drive strength are important
considerations in maintaining the specified ac performance.
The phase noise and spur characteristics of the clock source
should be selected to meet the target application requirements.
Phase noise and spurs at a given frequency offset on the clock
source are directly translated to the output signal. It can be shown
that the phase noise characteristics of a reconstructed output
sine wave are related to the clock source by 20 × log10(fOUT/fCLK)
when the DAC clock path contribution, along with thermal and
quantization effects, are negligible.
The AD9737A/AD9739A clock receiver provides optimum jitter
performance when driven by a fast slew rate originating from
the LVPECL or CML output drivers. For a low jitter sinusoidal
clock source, the ADCLK914 can be used to square-up the signal
and provide a CML input signal for the AD9737A/AD9739A
clock receiver. Note that all specifications and characterization
presented in the data sheet are with the ADCLK914 driven by a
high quality RF signal generator with the clock receiver biased at
an 800 mV level.
Figure 174 shows a clock source based on the ADF4350 low phase
noise/jitter PLL. The ADF4350 can provide output frequencies
from 140 MHz up to 4.4 GHz with jitter as low as 0.5 ps rms.
Each single-ended output can provide a squared-up output
level that can be varied from 4 dBm to +5 dBm, allowing for
>2 V p-p output differential swings. The ADF4350 also includes
an additional CML buffer that can be used to drive another
ESD
DACCLK_P
DACCLK_N
VDDC
VSSC
CLKx_OFFSET
DIR_x = 0
CLKx_OFFSET
DIR_x = 0
4-BIT PMOS
IOUT ARRAY
4-BIT NMOS
IOUT ARRAY
09616-
094
Figure 175. Clock Input and Common-Mode Control
C
相關PDF資料
PDF描述
MIC2026-1YM IC DISTRIBUTION SW DUAL 8-SOIC
VI-B1L-EY CONVERTER MOD DC/DC 28V 50W
AD9706-DPG2-EBZ BOARD EVAL FOR AD9706
AD9705-DPG2-EBZ BOARD EVAL FOR AD9705
MIC2026-2YM IC DISTRIBUTION SW DUAL 8-SOIC
相關代理商/技術參數(shù)
參數(shù)描述
AD9739 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 2.5 GSPS, RF Digital-to-Analog Converter
AD9739A 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 2.5 GSPS, RF Digital-to-Analog Converter
AD9739ABBC 制造商:Analog Devices 功能描述:14 BIT 2.5 GSPS DAC A REVISION - Trays
AD9739ABBCRL 制造商:Analog Devices 功能描述:14 BIT 2.5 GSPS DAC A REVISION - Tape and Reel
AD9739ABBCZ 功能描述:數(shù)模轉(zhuǎn)換器- DAC 14 Bit 2.5 GSPS DAC A Revision RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*