- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17059 > AD9737A-EBZ (Analog Devices Inc)BOARD EVAL FOR AD9737A PDF資料下載
參數(shù)資料
| 型號： | AD9737A-EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 40/64頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD9737A |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
Data Sheet
AD9737A/AD9739A
Rev. | Page 45 of 64
DATA RECEIVER CONTROLLER_DATA SAMPLE DELAY VALUE
Table 19. Data Receiver Controller_Data Sample Delay Value Register (LVDS_REC_CNT2 and LVDS_REC_CNT3)
Address
(Hex)
Bit Name
Bits
R/W
Default
Setting
Description
0x11
SMP_DEL[1:0]
[7:6]
R/W
0x11
Controller enabled: the 10-bit value (with a maximum of 384) represents
the start value for the delay line used by the state machine to sample data.
Leave at the default setting of 167, which is near the midpoint of the delay line.
Controller disabled: the value sets the actual value of the delay line.
0x12
SMP_DEL[9:2]
[7:0]
R/W
0x25
DATA RECEIVER CONTROLLER_DCI DELAY VALUE/WINDOW AND PHASE ROTATION
Table 20. Data Receiver Controller_DCI Delay Value (LVDS_REC_CNT4)/Window and Phase Rotation Register (LVDS_REC_CNT5)
Address
(Hex)
Bit Name
Bits
R/W
Default
Setting
Description
0x13
DCI_DEL[3:0]
[7:4]
R/W
0x0111
Refer to the DCI_DEL description in Register 0x14.
FINE_DEL_
SKW[3:0]
[3:0]
R/W
0x0001
A 4-bit value sets the difference (that is, window) for the DCI PRE and POST
sampling clocks. Leave at the default value of 1 for a narrow window.
0x14
DCI_DEL[9:4]
[5:0]
R/W
0x001010
Controller enabled: the 10-bit value (with a maximum of 384) represents
the start value for the delay line used by the state machine to sample the
DCI input. Leave at the default setting of 167, which is near the midpoint
of the delay line.
Controller disabled: the value sets the actual value of the delay line.
DATA RECEIVER CONTROLLER_DELAY LINE STATUS
Table 21. Data Receiver Controller_Delay Line Status Register (LVDS_REC_STAT[1:4])
Address
(Hex)
Bit Name
Bits
R/W
Default
Setting
Description
0x19
SMP_DEL[1:0]
[7:6]
R
0x00
The actual value of the DCI and data delay lines are determined by the
data receiver controller (when enabled) after the state machine completes
its search and enters track mode. Note that these values should be equal.
0x1A
SMP_DEL[9:2]
[7:0]
R
0x00
0x1B
DCI_DEL[1:0]
[7:6]
R
0x00
0x1C
DCI_DEL[9:2]
[7:0]
R
0x00
DATA RECEIVER CONTROLLER LOCK/TRACKING STATUS
Table 22. Data Receiver Controller Lock/Tracking Status Register (LVDS_REC_STAT9)
Address
(Hex)
Bit Name
Bits
R/W
Default
Setting
Description
0x21
RCVR_TRK_ON
3
R
0x0
0 = tracking not established, 1 = tracking established.
RCVR_FE_ON
2
R
0x0
0 = find edge state machine is not active, 1 = find edge state machine is
active.
RCVR_LST
1
R
0x0
0 = controller has not lost lock, 1 = controller has lost lock.
RCVR_LCK
0
R
0x0
0 = controller is not locked, 1 = controller is locked.
C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MIC2026-1YM | IC DISTRIBUTION SW DUAL 8-SOIC |
| VI-B1L-EY | CONVERTER MOD DC/DC 28V 50W |
| AD9706-DPG2-EBZ | BOARD EVAL FOR AD9706 |
| AD9705-DPG2-EBZ | BOARD EVAL FOR AD9705 |
| MIC2026-2YM | IC DISTRIBUTION SW DUAL 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9739 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 2.5 GSPS, RF Digital-to-Analog Converter |
| AD9739A | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 2.5 GSPS, RF Digital-to-Analog Converter |
| AD9739ABBC | 制造商:Analog Devices 功能描述:14 BIT 2.5 GSPS DAC A REVISION - Trays |
| AD9739ABBCRL | 制造商:Analog Devices 功能描述:14 BIT 2.5 GSPS DAC A REVISION - Tape and Reel |
| AD9739ABBCZ | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 14 Bit 2.5 GSPS DAC A Revision RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。