- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8974 > AD9707BCPZ (Analog Devices Inc)IC DAC TX 14BIT 175MSPS 32-LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9707BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 24/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC TX 14BIT 175MSPS 32-LFCSP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | TxDAC® |
| 設(shè)置時間： | 11ns |
| 位數(shù)： | 14 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 50mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP-VQ（5x5） |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 2 電流，單極 |
| 采樣率（每秒）： | 175M |
| 產(chǎn)品目錄頁面： | 785 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD9704/AD9705/AD9706/AD9707
Data Sheet
Rev. B | Page 30 of 44
THEORY OF OPERATION
control logic, and full-scale output current control. The DAC
contains a PMOS current source array capable of providing a
nominal full-scale current (IOUTFS) of 2 mA and a maximum of
5 mA. The array is divided into 31 equal currents that make up the
five most significant bits (MSBs). The next four bits, or middle
bits, consist of 15 equal current sources whose value is 1/16 of an
MSB current source. The remaining LSBs are binary weighted frac-
tions of the current sources of the middle bits. Implementing the
middle and lower bits with current sources, instead of an R-2R
performance for multitone or low amplitude signals and helps
maintain the high output impedance of the DAC (that is,
>200 MΩ).
All of these current sources are switched to one of the two
output nodes (IOUTA or IOUTB) via PMOS differential current
switches. The switches are based on the architecture pioneered
in the AD9764 family, with further refinements made to reduce
distortion contributed by the switching transient. This switch
architecture also reduces various timing errors and provides
matching complementary drive signals to the inputs of the
differential current switches.
AD9707 have separate power supply inputs (AVDD and DVDD)
that can operate independently over a 1.7 V to 3.6 V range. The
digital section, capable of operating at a rate of up to 175 MSPS,
consists of edge-triggered latches and segment decoding logic
circuitry. The analog section includes the PMOS current
sources, the associated differential switches, a 1.0 V band gap
voltage reference, and a reference control amplifier.
The DAC full-scale output current is regulated by the reference
control amplifier and can be set from 1 mA to 5 mA via an external
resistor, RSET, connected to the full-scale adjust (FS ADJ) pin.
The external resistor, in combination with both the reference
control amplifier and voltage reference, VREFIO, sets the reference
current, IREF, which is replicated to the segmented current sources
with the proper scaling factor. The full-scale current, IOUTFS, is
32 × IREF.
setting the output common mode to a value other than ACOM
via the output common mode (OTCM) pin. This facilitates
directly to components that require common-mode levels greater
than 0 V.
SERIAL PERIPHERAL INTERFACE
synchronous serial communications port allowing easy interfacing
to many industry-standard microcontrollers and microprocessors.
The serial I/O is compatible with most synchronous transfer
formats, including the Motorola SPI and Intel SSR protocols.
The interface allows read/write access to all registers that configure
transfers are supported, as well as MSB first or LSB first transfer
AD9707 is configured as a single pin I/O. SPI terminal voltages
are referenced to ACOM.
General Operation of the Serial Interface
There are two phases to a communication cycle with the AD9704/
the data transfer cycle, which is Phase 2 of the communication
cycle. The Phase 1 instruction byte defines whether the upcoming
data transfer is read or write, the number of bytes in the data
transfer, and the starting register address for the first byte of the
data transfer.
0.1F
LSB
SWITCHES
SEGMENTED
SWITCHES
LATCHES
CURRENT
SOURCE
ARRAY
DIGITAL INPUTS (DB13 TO DB0) SLEEP/CSB
CMODE/SCLK
MODE/SDIO
SPI
IOUTB
IOUTA
OTCM
REFIO
FS ADJ
CLKVDD
CLKCOM
CLK–
CLK+
ACOM
AVDD
DVDD
DCOM
1.0V REF
RSET
1.7V TO 3.6V
1.7V
TO
3.6V
1.7V TO
3.6V
PIN/SPI/RESET
AD9707
05
92
6
-10
3
Figure 71. Simplified Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-JTT-MZ-F3 | CONVERTER MOD DC/DC 6.5V 25W |
| LTC1448IS8#PBF | IC D/A CONV 12BIT R-R DUAL 8SOIC |
| VI-B4H-MY-F3 | CONVERTER MOD DC/DC 52V 50W |
| VI-B4H-MY-F2 | CONVERTER MOD DC/DC 52V 50W |
| VE-B4X-MV-F3 | CONVERTER MOD DC/DC 5.2V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9707BCPZRL7 | 功能描述:IC DAC TX 14BIT 175MSPS 32-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD9707-DPG2-EBZ | 功能描述:BOARD EVAL FOR AD9707 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9707-EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-/10-/12-/14-Bit, 175 MSPS TxDAC D/A Converters |
| AD9707-EBZ | 制造商:Analog Devices 功能描述:Evaluation Board For AD9707 DigitalToAnalog Converters 8/10/12/14Bit, 175 MSPS TxDAC |
| AD9708 | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Bit, 100 MSPS TxDAC D/A Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。