參數(shù)資料
型號(hào): AD9648BCPZRL7-125
廠(chǎng)商: Analog Devices Inc
文件頁(yè)數(shù): 31/44頁(yè)
文件大?。?/td> 0K
描述: IC ADC 14BIT 125MSPS 64LFCSP
標(biāo)準(zhǔn)包裝: 750
位數(shù): 14
采樣率(每秒): 125M
數(shù)據(jù)接口: LVDS,并聯(lián),串行,SPI
轉(zhuǎn)換器數(shù)目: 2
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 64-VFQFN 裸露焊盤(pán),CSP
供應(yīng)商設(shè)備封裝: 64-LFCSP-VQ(9x9)
包裝: 帶卷 (TR)
輸入數(shù)目和類(lèi)型: 4 個(gè)單端,2 個(gè)差分
AD9648
Rev. 0 | Page 37 of 44
Addr
(Hex)
Register
Name
Bit 7
(MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
(LSB)
Default
Value
(Hex)
Comments
0x0B
Clock
divide
(global)
Open
Clock divide ratio
000 = divide by 1
001 = divide by 2
010 = divide by 3
011 = divide by 4
100 = divide by 5
101 = divide by 6
110 = divide by 7
111 = divide by 8
0x00
The divide
ratio is
value plus 1
0x0C
Enhance-
ment
control
(global)
Open
Chop
0 =
disabled
1 =
enabled
Open
0x00
Chop mode
enabled if
Bit 2 is
enabled
0x0D
Test mode
(local)
User test mode control
00 = single pattern mode
01 = alternate
continuous/repeat
pattern mode
10 = single once pattern
mode
11 = alternate once
pattern mode
ResetPN
longgen
Reset PN
short gen
Output test mode
0000 = off (default)
0001 = midscale short
0010 = positive FS
0011 = negative FS
0100 = alternating checkerboard
0101 = PN long sequence
0110 = PN short sequence
0111 = one/zero word toggle
1000 = user test mode
1111 = ramp output
0x00
When this
register is
set, the test
data is
placed on
the output
pins in
place of
normal data
0x0E
BIST
enable
(global)
Open
Initialize
BIST
sequence
Open
BIST enable
0x00
0x10
Customer
offset
adjust
(local)
Offset adjust in LSBs from +127 to 128
(twos complement format)
0x00
0x14
Output
mode
Output port logic type
(global)
00 = CMOS, 1.8 V
10 = LVDS, ANSI
11 = LVDS, reduced
range
Output
Interleave
enable
(global)
Output port
disable (local)
Open
(global)
Output
invert
(local)
Output format
00 = offset binary
01 = twos complement
10 = Gray code
0x00
Configures
the
outputs
and the
format of
the data
0x15
Output
adjust
Open
CMOS 1.8 V DCO drive
strength
00 = 1×
01 = 2×
10 = 3×
11 = 4×
Open
CMOS 1.8 V data
drive strength
00 = 1×
01 = 2×
10 = 3×
11 = 4×
0x00
Determines
CMOS
output
drive
strength
properties
0x16
Clock
phase
control
(global)
Invert
DCO
clock
0 = not
inverted
1 =
inverted
Open
Input clock divider phase adjust
relative to the encode clock
000 = no delay
001 = one input clock cycle
010 = two input clock cycles
011 = three input clock cycles
100 = four input clock cycles
101 = five input clock cycles
110 = six input clock cycles
111 = seven input clock cycles
0x00
Allows
selection of
clock
delays into
the input
clock
divider
0x17
Output
delay
(global)
DCO
clock
delay
0 =
disabled
1 =
enabled
Open
Data delay
0 =
disabled
1 =
enabled
Open
Delay selection
000 = 0.56 ns
001 = 1.12 ns
010 = 1.68 ns
011 = 2.24 ns
100 = 2.80 ns
101 = 3.36 ns
110 = 3.92 ns
111 = 4.48 ns
0x00
This sets
the fine
output
delay of
the output
clock but
does not
change
internal
timing
相關(guān)PDF資料
PDF描述
AD9649BCPZRL7-80 IC ADC 14BIT 80MSPS 32LFCSP
AD9653BCPZRL7-125 IC ADC 16BIT 125MSPS SRL 48LFCSP
AD9707BCPZRL7 IC DAC TX 14BIT 175MSPS 32-LFCSP
AD9709ASTZRL IC DAC 8BIT DUAL 125MSPS 48LQFP
AD9715BCPZ IC DAC DUAL 10BIT LO PWR 40LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9649 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:14-Bit, 20/40/65/80 MSPS, 1.8 V Analog-to-Digital Converter
AD9649-20EBZ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開(kāi)發(fā)工具 14 Bit 20 Msps ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類(lèi)型:ADC 工具用于評(píng)估:ADS130E08 接口類(lèi)型:SPI 工作電源電壓:- 6 V to + 6 V
AD9649-20EBZ1 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:14-Bit, 20/40/65/80 MSPS 1.8 V Analog-to-Digital Converter
AD9649-40EBZ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開(kāi)發(fā)工具 14 Bit 40 Msps ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類(lèi)型:ADC 工具用于評(píng)估:ADS130E08 接口類(lèi)型:SPI 工作電源電壓:- 6 V to + 6 V
AD9649-40EBZ1 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:14-Bit, 20/40/65/80 MSPS 1.8 V Analog-to-Digital Converter