參數(shù)資料
型號(hào): AD9627ABCPZ11-150
廠商: Analog Devices Inc
文件頁(yè)數(shù): 26/72頁(yè)
文件大?。?/td> 0K
描述: IC ADC 11BIT 150MSPS 64LFCSP
標(biāo)準(zhǔn)包裝: 1
位數(shù): 11
采樣率(每秒): 150M
數(shù)據(jù)接口: 串行,SPI?
轉(zhuǎn)換器數(shù)目: 2
功率耗散(最大): 890mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 64-LFCSP-VQ(9x9)
包裝: 托盤
輸入數(shù)目和類型: 4 個(gè)單端,單極;2 個(gè)差分,單極
AD9627-11
Rev. B | Page 32 of 72
Increment Gain (IG) and Decrement Gain (DG)
The increment gain and decrement gain indicators are intended
to be used together to provide information to enable external
gain control. The decrement gain indicator works in
conjunction with the coarse upper threshold bits, asserting when
the input magnitude is greater than the 3-bit value in the coarse
upper threshold register (Address 0x105). The increment gain
indicator, similarly, corresponds to the fine lower threshold bits,
except that it is asserted only if the input magnitude is less than
the value programmed in the fine lower threshold register after
the dwell time elapses. The dwell time is set by the 16-bit dwell
time value located at Address 0x10A and Address 0x10B and is
set in units of ADC input clock cycles ranging from 1 to 65,535.
The fine lower threshold register is a 13-bit register that is
compared with the magnitude at the output of the ADC.
This comparison is subject to the ADC clock latency but allows
a finer, more accurate comparison. The fine upper threshold
magnitude is defined by the following equation:
dBFS = 20 log(Threshold Magnitude/213)
The decrement gain output works from the ADC fast detect
output pins, providing a fast indication of potential overrange
conditions. The increment gain uses the comparison at the
output of the ADC, requiring the input magnitude to remain
below an accurate, programmable level for a predefined period
before signaling external circuitry to increase the gain.
The operation of the increment gain output and the decrement
gain output is shown in Figure 65.
UPPER THRESHOLD (COARSE OR FINE)
FINE LOWER THRESHOLD
IG
DG
F_LT
C_UT OR F_UT*
DWELL TIME
TIMER RESET BY
RISE ABOVE F_LT
TIMER COMPLETES BEFORE
SIGNAL RISES ABOVE F_LT
NOTE: OUTPUTS FOLLOW THE INSTANTANEOUS SIGNAL LEVEL AND NOT THE ENVELOPE BUT ARE GUARANTEED ACTIVE FOR A MINIMUM OF 2 ADC CLOCK CYCLES.
*C_UT AND F_UT DIFFER ONLY IN ACCURACY AND LATENCY.
DWELL TIME
0
70
54
-0
65
Figure 65. Threshold Settings for C_UT, F_UT, IG, DG, and F_LT
OBSOLETE
相關(guān)PDF資料
PDF描述
AD9628BCPZRL7-125 IC ADC 12BIT 125MSPS 64LFCSP
AD9629BCPZ-65 IC ADC 12BIT 65MSPS 32LFCSP
AD9633BCPZRL7-105 IC ADC 12BIT SRL 105MSPS 48LFCSP
AD9634BCPZRL7-170 IC ADC 12BIT SRL 170MSPS 32LFCSP
AD9637BCPZRL7-80 IC ADC 12BIT SRL 80MSPS 64LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9627ABCPZ-125 功能描述:IC ADC 12BIT 1255MSPS 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極
AD9627ABCPZ-150 功能描述:IC ADC 12BIT 150MSPS 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端,單極;2 個(gè)差分,單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD9627ABCPZ-80 功能描述:IC ADC 12BIT 80MSPS 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極
AD9627BCPZ-105 制造商:Analog Devices 功能描述:ADC Dual Pipelined 105Msps 12-bit Parallel/LVDS 64-Pin LFCSP EP
AD9627BCPZ11-105 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: