- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9693 > AD9523-1BCPZ (Analog Devices Inc)IC INTEGER-N CLCK GEN 72LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9523-1BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/60頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC INTEGER-N CLCK GEN 72LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 時鐘/頻率發(fā)生器，扇出緩沖器（分配），多路復(fù)用器 |
| PLL： | 是 |
| 主要目的： | 以太網(wǎng)，光纖通道，SONET/SDH |
| 輸入： | CMOS |
| 輸出： | HSTL，LVCMOS，LVDS，LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:14 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 1GHz |
| 電源電壓： | 1.768 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 72-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 72-LFCSP |
| 包裝： | 托盤 |
| 配用： | AD9523/PCBZ-ND - BOARD EVAL FOR AD9523 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
AD9523-1
Rev. B | Page 21 of 60
THEORY OF OPERATION
DETAILED BLOCK DIAGRAM
CHARGE
PUMP
VCXO
SWITCH-
OVER
CONTROL
M2
OUT13
OUT12
OUT11
OUT10
OUT9
OUT8
OUT7
OUT6
OUT5
OUT4
OUT3
OUT2
OUT1
OUT0
OUT13
OUT12
OUT11
OUT10
OUT9
OUT8
OUT7
OUT6
OUT5
OUT4
OUT3
OUT2
OUT1
OUT0
STATUS MONITOR
LOCK DETECT/
SERIAL PORT
ADDRESS
CONTROL
INTERFACE
(SDI AND I2C)
SCLK/SCL
SDO
SDIO/SDA
÷N2
PLL2
(T
ES
T
PA
T
H
)
LDO_DIV_MI
LOOP
FILTER
LOOP
FILTER
CHARGE
PUMP
PLL1
LOCK
DETECT
LOCK
DETECT
P
F
D
ZD_IN
PD
RESET
SYNC
÷D
t
EDGE
SELECT
÷D
t
EDGE
SELECT
÷D
t
EDGE
SELECT
÷D
FANOUT
t
EDGE
SELECT
t
EDGE
SELECT
t
EDGE
SELECT
t
EDGE
SELECT
t
EDGE
SELECT
t
EDGE
SELECT
t
EDGE
SELECT
÷D
t
EDGE
SELECT
÷D
t
EDGE
SELECT
÷D
t
EDGE
SELECT
÷D
t
EDGE
SELECT
PLL1_OUT
VDD1.8_OUT[x:y]
REFA
REFB
AD9523-1
REF_SEL
STATUS0/
SP0
STATUS1/
SP1
EEPROM
EEPROM_SEL
LF2_EXT_CAP
LF1_EXT_CAP
REF_TEST
OSC_CTRL
OSC_IN
CS
÷R1
÷N1
LDO_PLL1
LDO_VCO
VDD3_OUT[x:y]
VDD3_PLL
VDD3_VCO
VCO
P
F
D
÷R1
0
9278-
02
0
÷D1
÷R2
×2
M1
FANOUT
÷D
Figure 24. Top Level Diagram
OVERVIEW
The AD9523-1 is a clock generator that employs integer-N-based
phase-locked loops (PLL). The device architecture consists of two
cascaded PLL stages. The first stage, PLL1, consists of an integer
division PLL that uses an external voltage-controlled crystal
oscillator (VCXO) from 15 MHz to 250 MHz. PLL1 has a narrow-
loop bandwidth that provides initial jitter cleanup of the input
reference signal. The second stage, PLL2, is a frequency
multiplying PLL that translates the first stage output frequency
to a range of 2.94 GHz to 2.96 GHz. PLL2 incorporates an
integer-based feedback divider that enables integer frequency
multiplication. Programmable integer dividers (1 to 1024) follow
PLL2, establishing a final output frequency of 1 GHz or less.
The AD9523-1 includes reference signal processing blocks that
enable a smooth switching transition between two reference inputs.
This circuitry automatically detects the presence of the reference
input signals. If only one input is present, the device uses it as
the active reference. If both are present, one becomes the active
reference and the other becomes the backup reference. If the active
reference fails, the circuitry automatically switches to the backup
reference (if available), making it the new active reference.
A register setting determines what action to take if the failed
reference is once again available: either stay on Reference B or
revert to Reference A. If neither reference is usable, the AD9523-1
supports a holdover mode. A reference select pin (REF_SEL,
Pin 16) is available to manually select which input reference is
active (see Table 42). The accuracy of the holdover is dependent
on the external VCXO frequency stability at half supply voltage.
Any of the divider settings are programmable via the serial
programming port, enabling a wide range of input/output
frequency ratios under program control. The dividers also
include a programmable delay to adjust timing of the output
signals, if required.
The output is compatible with LVPECL, LVDS, or HSTL logic
levels (see the Input/Output Termination Recommendations
section); however, the AD9523-1 is implemented only in CMOS.
The loop filters of each PLL are integrated and programmable.
Only a single external capacitor for each of the two PLL loop
filters is required.
The AD9523-1 operates over the extended industrial temperature
range of 40°C to +85°C.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ATA6620-TAQY | IC TXRX LIN BUS 5V/50MA 8SOIC |
| SM843001-106KA | IC CLK SYNTHESIZER FIBRE 8-TSSOP |
| SM840002KA | IC CLK SYNTHESIZER LN 16-TSSOP |
| V150B15M150BL | CONVERTER MOD DC/DC 15V 150W |
| MS3102R32-15S | CONN RCPT 8POS BOX MNT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9523-1BCPZ-REEL7 | 功能描述:IC INTEGER-N CLCK GEN 72LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| AD9523BCPZ | 功能描述:IC INTEGER-N CLCK GEN 72LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| AD9523BCPZ-REEL7 | 功能描述:IC INTEGER-N CLCK GEN 72LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| AD9524 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs |
| AD9524/PCBZ | 功能描述:BOARD EVAL FOR AD9524 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。