參數(shù)資料
型號(hào)： AD9518-2ABCPZ-RL7
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 6/64頁(yè)
文件大?。?/td> 0K
描述： IC CLOCK GEN 6CH 2.2GHZ 48LFCSP
標(biāo)準(zhǔn)包裝： 750
類型： 時(shí)鐘發(fā)生器，扇出配送
PLL： 是
輸入： CMOS，LVDS，LVPECL
輸出： LVPECL
電路數(shù)： 1
比率 - 輸入:輸出： 1:6
差分 - 輸入:輸出： 是/是
頻率 - 最大： 2.33GHz
除法器/乘法器： 是/無(wú)
電源電壓： 3.135 V ~ 3.465 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 48-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 48-LFCSP-VQ（7x7）
包裝： 帶卷 (TR)
AD9518-2
Data Sheet
Rev. C | Page 14 of 64
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
13
14
15
16
17
18
19
20
21
22
23
24
S
CL
K
CS
S
DO
S
DI
O
R
ESET
PD
OU
T4
OU
T4
VS_
L
VPEC
L
OU
T5
OU
T5
VS
48
47
46
45
44
43
42
41
40
39
38
37
RE
F
IN
(
RE
F
1)
RE
F
IN
(
RE
F
2)
C
PR
SET
VS
R
SET
VS
OU
T0
OU
T0
VS_
L
VPEC
L
OU
T1
OU
T1
VS
1
2
3
4
5
6
7
8
9
10
11
12
35
36
34
33
32
31
30
29
28
27
26
25
AD9518-2
TOP VIEW
(Not to Scale)
PIN 1
INDICATOR
CP
STATUS
CLK
VCP
REFMON
LD
BYPASS
VS
REF_SEL
LF
SYNC
CLK
OUT3
OUT2
VS
VS_LVPECL
OUT3
OUT2
NC
GND
VS
GND
06431-
003
NOTES
1. NC = NO CONNECT.
2. THE EXTERNAL PADDLE ON THE BOTTOM OF THE PACKAGE MUST BE
CONNECTED TO GROUND FOR PROPER OPERATION.
Figure 4. Pin Configuration
Table 19. Pin Function Descriptions
Pin No.
Input/
Output
Pin Type
Mnemonic
Description
1
O
3.3 V CMOS
REFMON
Reference Monitor (Output). This pin has multiple selectable outputs; see Table 44,
Register 0x01B.
2
O
3.3 V CMOS
LD
Lock Detect (Output). This pin has multiple selectable outputs; see Table 44,
Register 0x01A.
3
I
Power
VCP
Power Supply for Charge Pump (CP). VS ≤ VCP ≤ 5.0 V. This pin is usually 3.3 V for most
applications; but if a 5 V external VCXO is used, this pin should be 5 V.
4
O
CP
Charge Pump (Output). Connects to external loop filter.
5
O
3.3 V CMOS
STATUS
Status (Output). This pin has multiple selectable outputs; see Table 44, Register 0x017.
6
I
3.3 V CMOS
REF_SEL
Reference Select. Selects REF1 (low) or REF2 (high). This pin has an internal 30 k
pull-down resistor.
7
I
3.3 V CMOS
SYNC
Manual Synchronizations and Manual Holdover. This pin initiates a manual
synchronization and is used for manual holdover. Active low. This pin has an internal
30 k pull-up resistor.
8
I
Loop filter
LF
Loop Filter (Input). Connects to VCO control voltage node internally. This pin has 31 pF
of internal capacitance to ground, which may influence the loop filter design for
large loop bandwidths.
9
O
Loop filter
BYPASS
This pin is for bypassing the LDO to ground with a capacitor.
10, 24, 25,
26, 35, 37,
43, 45
I
Power
VS
3.3 V Power Pins.
11
I
Differential
clock input
CLK
Along with CLK, this is the self-biased differential input for the clock distribution section.
This pin can be left floating if internal VCO is used.
12
I
Differential
clock input
CLK
Along with CLK, this is the self-biased differential input for the clock distribution section.
This pin can be left floating if internal VCO is used.
相關(guān)PDF資料
PDF描述
AD9518-3ABCPZ IC CLOCK GEN 6CH 2GHZ 48LFCSP
AD9518-4ABCPZ-RL7 IC CLOCK GEN 6CH 1.8GHZ 48LFCSP
AD9520-0BCPZ-REEL7 IC CLOCK GEN 2.8GHZ VCO 64LFCSP
AD9520-1BCPZ IC CLOCK GEN 2.5GHZ VCO 64LFCSP
AD9520-2BCPZ IC CLOCK GEN 2.2GHZ VCO 64LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9518-2A-PCBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:6-Output Clock Generator with Integrated 2.2 GHz VCO
AD9518-2BCPZ 制造商:Analog Devices 功能描述:Clock Generator 48-Pin LFCSP EP Tray
AD9518-2BCPZ-REEL7 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
AD9518-3 制造商:AD 制造商全稱:Analog Devices 功能描述:6-Output Clock Generator with 6-Output Clock Generator with
AD9518-3A/PCBZ 功能描述:BOARD EVALUATION FOR AD9518-3A RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*