參數(shù)資料
型號(hào): AD9444BSVZ-80
廠商: Analog Devices Inc
文件頁(yè)數(shù): 3/40頁(yè)
文件大?。?/td> 0K
描述: IC ADC 14BIT 80MSPS 100TQFP
標(biāo)準(zhǔn)包裝: 1
位數(shù): 14
采樣率(每秒): 80M
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 1.4W
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 100-TQFP 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝: 100-TQFP-EP(14x14)
包裝: 托盤(pán)
輸入數(shù)目和類型: 1 個(gè)差分,單極
AD9444
Rev. 0 | Page 11 of 40
Table 7. Pin Function Descriptions—100-Lead TQFP/EP in LVDS Mode
Pin No.
Mnemonic
Description
1, 8 to 9,
16 to 18,
24 to 27,
34 to 35, 38,
41 to 42, 87,
89 to 95, 98
AVDD1
3.3 V (±5%) Analog Supply.
2 to 4
DNC
Do Not Connect. These pins
should float.
5
OUTPUT
MODE
CMOS Compatible Output Logic
Mode Control Pin. OUTPUT MODE
= 0 for CMOS mode, and OUTPUT
MODE = 1 (AVDD1) for LVDS
outputs.
6
DFS
Data Format Select Pin. CMOS
control pin that determines the
format of the output data. DFS =
high (AVDD1) for twos comple-
ment, DFS = low (ground) for
offset binary format.
7
LVDSBIAS
Set Pin for LVDS Output Current.
Place 3.7 k resistor terminated to
DRGND.
10
SENSE
Reference Mode Selection.
Connect to AGND for internal 1 V
reference, and connect to AVDD2
for external reference.
11
VREF
1.0 V Reference I/O—Function
Dependent on SENSE. Decouple
to ground with 0.1 F and 10 F
capacitors.
12, 15, 20,
23, 32, 86,
88, 96 to 97,
99, Exposed
Heat Sink
AGND
Analog Ground. The exposed
heat sink on the bottom of the
package must be connected to
AGND.
13
REFT
Differential Reference Output.
Decoupled to ground with 0.1 F
capacitor and to REFB (Pin 14) with
0.1 F and 10 F capacitors.
14
REFB
Differential Reference Output.
Decoupled to ground with a 0.1 F
capacitor and to REFT (Pin 13) with
0.1 F and 10 F capacitors.
19, 28 to 31,
39 to 40
AVDD2
5.0 V Analog Supply (±5%).
21
VIN+
Analog Input—True.
22
VIN
Analog Input—Complement.
33
C1
Internal Bypass Node. Connect a
0.1 F capacitor from this pin
to AGND.
36
CLK+
Clock Input—True.
37
CLK
Clock Input—Complement.
43
D0 (LSB)
D0 Complement Output Bit
(LVDS Levels).
Pin No.
Mnemonic
Description
44
D0+
D0 True Output Bit.
45
D1
D1 Complement Output Bit.
46
D1+
D1 True Output Bit.
47, 54, 62,
75, 83
DRVDD
3.3 V Digital Output Supply
(3.0 V to 3.6 V).
48, 53, 61,
67, 74, 82
DRGND
Digital Ground.
49
D2
D2 Complement Output Bit.
50
D2+
D2 True Output Bit.
51
D3
D3 Complement Output Bit.
52
D3+
D3 True Output Bit.
55
D4
D4 Complement Output Bit.
56
D4+
D4 True Output Bit.
57
D5
D5 Complement Output Bit.
58
D5+
D5 True Output Bit.
59
D6
D6 Complement Output Bit.
60
D6+
D6 True Output Bit.
63
DCO
Data Clock Output—Complement.
64
DCO+
Data Clock Output—True.
65
D7
D7 Complement Output Bit.
66
D7+
D7 True Output Bit.
68
D8
D8 Complement Output Bit.
69
D8+
D8 True Output Bit.
70
D9
D9 Complement Output Bit.
71
D9+
D9 True Output Bit.
72
D10
D10 Complement Output Bit.
73
D10+
D10 True Output Bit.
76
D11
D11 Complement Output Bit.
77
D11+
D11 True Output Bit.
78
D12
D12 Complement Output Bit.
79
D12+
D12 True Output Bit.
80
D13
D13 Complement Output.
81
D13+ (MSB)
D13 True Output Bit.
84
OR
Out-of-Range Complement
Output Bit.
85
OR+
Out-of-Range True Output Bit.
100
DCS MODE
Clock Duty Cycle Stabilizer (DCS)
Control Pin, CMOS-Compatible.
DCS = low (AGND) to enable DCS
(recommended). DCS = high
(AVDD1) to disable DCS.
相關(guān)PDF資料
PDF描述
AD9445BSVZ-125 IC ADC 14BIT 125MSPS 100-TQFP
AD9480BSUZ-250 IC ADC 8BIT 250MSPS 3.3V 44TQFP
AD9481BSUZ-250 IC ADC 8BIT 250MSPS 3.3V 44-TQFP
AD9484BCPZRL7-500 IC ADC 8BIT 500MSPS 56LFCSP
AD9510BCPZ-REEL7 IC CLOCK DIST 8OUT PLL 64LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9444-CMOS/PCB 制造商:Analog Devices 功能描述:Evaluation Kit For 14-Bit, 80 MSPS, A/D Converter
AD9444-CMOSPCB 制造商:AD 制造商全稱:Analog Devices 功能描述:High Speed ADC USB FIFO Evaluation Kit
AD9444-LVDS/PCB 制造商:Analog Devices 功能描述:14-BIT, 80 MSPS ADC PB FREE EVAL BD. - Trays
AD9444-LVDS/PCBZ 制造商:Analog Devices 功能描述:LVDS Mode Evaluation Board 制造商:Analog Devices 功能描述:14-BIT, 80 MSPS ADC EVAL BD. - Bulk
AD9444-LVDSPCB 制造商:AD 制造商全稱:Analog Devices 功能描述:High Speed ADC USB FIFO Evaluation Kit