- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10653 > AD9269BCPZ-20 (Analog Devices Inc)IC ADC 16BIT SER 2CH 64LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9269BCPZ-20 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 25/40頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT SER 2CH 64LFCSP |
| 特色產(chǎn)品： | AD9269/65 Low-Power, High-Speed 16-Bit, 1.8V ADCs |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 20M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 102mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 4 個(gè)單端，單極；4 個(gè)單端，雙極；2 個(gè)差分，單極；2 個(gè)差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
AD9269
Rev. 0 | Page 31 of 40
MEMORY MAP
READING THE MEMORY MAP REGISTER TABLE
Each row in the memory map register table (see Table 17) contains
eight bit locations. The memory map is divided into four sections:
the chip configuration registers (Address 0x00 to Address 0x02);
the device index and transfer registers (Address 0x05 and
Address 0xFF); the program registers, including setup, control,
and test (Address 0x08 to Address 0x2E); and the digital feature
control registers (Address 0x100 to Address 0x11D).
Table 17 documents the default hexadecimal value for each
hexadecimal address shown. The column with the heading Bit 7
(MSB) is the start of the default hexadecimal value given. For
example, Address 0x05, the channel index register, has a hexa-
decimal default value of 0x03. This means that in Address 0x05,
Bits[7:2] = 0, and the remaining Bits[1:0] = 1. This setting is
the default channel index setting. The default value results in
both ADC channels receiving the next write command. For
more information on this function and others, see the AN-877
Application Note, Interfacing to High Speed ADCs via SPI. This
document details the functions controlled by Register 0x00 to
Register 0xFF. The remaining registers, Register 0x100 to
Register 0x11D, are documented in the Memory Map Register
Descriptions section following Table 17.
OPEN LOCATIONS
All address and bit locations that are not included in the SPI
map are not currently supported for this device. Unused bits of
a valid address location should be written with 0s. Writing to these
locations is required only when part of an address location is
open (for example, Address 0x05). If the entire address location
is open, it is omitted from the SPI map (for example, Address 0x13)
and should not be written.
DEFAULT VALUES
After the AD9269 is reset, critical registers are loaded with default
values. The default values for the registers are given in the memory
map register table (see Table 17).
Logic Levels
An explanation of logic level terminology follows:
“Bit is set” is synonymous with “bit is set to Logic 1” or
“writing Logic 1 for the bit.”
“Clear a bit” is synonymous with “bit is set to Logic 0” or
“writing Logic 0 for the bit.”
Transfer Register Map
Address 0x08 to Address 0x18 are shadowed. Writes to these
addresses do not affect part operation until a transfer command
is issued by writing 0x01 to Address 0xFF, setting the transfer bit.
This allows these registers to be updated internally and simulta-
neously when the transfer bit is set. The internal update takes
place when the transfer bit is set, and then the bit autoclears.
Channel-Specific Registers
Some channel setup functions can be programmed differently
for each channel. In these cases, channel address locations are
internally duplicated for each channel. These registers and bits
are designated in the memory map register table as local. These
local registers and bits can be accessed by setting the appropriate
Channel A (Bit 0) or Channel B (Bit 1) bits in Register 0x05.
If both bits are set, the subsequent write affects the registers of
both channels. In a read cycle, set only Channel A or Channel B
to read one of the two registers. If both bits are set during an
SPI read cycle, the part returns the value for Channel A.
Registers and bits designated as global in the memory map
register table affect the entire part or the channel features for
which independent settings are not allowed between channels.
The settings in Register 0x05 do not affect the global registers
and bits.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-21H-MX | CONVERTER MOD DC/DC 52V 75W |
| VE-21F-MX | CONVERTER MOD DC/DC 72V 75W |
| LTC2253IUH#PBF | IC ADC 12-BIT 125MSPS 3V 32-QFN |
| MAX483CSA+ | IC TXRX RS485/RS422 8-SOIC |
| VE-21D-MX | CONVERTER MOD DC/DC 85V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9269BCPZ-40 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16 Bit 40 Msps low pwr dual ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: |
| AD9269BCPZ-65 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16 Bit 65 Msps low pwr dual ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: |
| AD9269BCPZ-80 | 制造商:Analog Devices 功能描述:ADC Dual Pipelined 80Msps 16-bit Parallel/Serial (3-Wire, SPI) 64-Pin LFCSP EP 制造商:Analog Devices 功能描述:16 BIT 80 MSPS LOW PWR DUAL ADC - Trays 制造商:Analog Devices 功能描述:ADC Dual Pipelined 80MSPS 16-Bit Parallel/Serial (3-Wire, SPI) 64-Pin LFCSP EP Tray 制造商:Analog Devices 功能描述:IC ADC 16BIT 80MSPS SPI LFCSP-64 制造商:Analog Devices Inc. 功能描述:Analog to Digital Converters - ADC 16 Bit 80 Msps low pwr dual ADC 制造商:Analog Devices 功能描述:IC, ADC, 16BIT, 80MSPS, SPI, LFCSP-64; Resolution (Bits):16bit; Sampling Rate:80MSPS; Supply Voltage Type:Single; Supply Voltage Min:1.7V; Supply Voltage Max:1.9V; Supply Current:113mA; Digital IC Case Style:CSP; No. of Pins:64 ;RoHS Compliant: Yes 制造商:Analog Devices 功能描述:CONVERTER - ADC |
| AD9269BCPZRL7-20 | 功能描述:IC ADC 16BIT 20MSPS DL 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD9269BCPZRL7-40 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16 Bit 40 Msps low pwr dual ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。