AD9266
Data Sheet
Rev. A | Page 10 of 32
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
NOTES
1. NC = NO CONNECT.
2. THE EXPOSED PADDLE (PIN 0) IS THE ONLY GND
CONNECTION ON THE CHIP AND MUST BE CONNECTED
TO THE PCB AGND.
08678-
003
CLK+
CLK–
AVDD
CSB
SCLK/DFS
SDIO/PDWN
NC
AVDD
MODE/OR
DCO
(MSB) D15_D14
D13_D12
D11_D10
D9_D8
D7_D6
NC
D
R
V
DD
D1_D0
(
L
S
B)
D3_D2
D5_D4
A
V
DD
V
IN+
V
IN–
A
V
DD
RBI
AS
V
CM
SEN
SE
VR
EF
TOP VIEW
(Not to Scale)
AD9266
24
23
22
21
20
19
18
17
1
2
3
4
5
6
7
8
9
10
1
12
13
14
15
16
32
31
30
29
28
27
26
25
Figure 3. Pin Configuration
Table 8. Pin Function Descriptions
Pin No.
Mnemonic
Description
0, Exposed Paddle
AGND
The exposed paddle is the only ground connection on the chip. It must be soldered to the analog
ground of the PCB to ensure proper functionality and heat dissipation, noise, and mechanical strength
benefits.
1, 2
CLK+, CLK
Differential Encode Clock for PECL, LVDS, or 1.8 V CMOS Inputs.
3, 24, 29, 32
AVDD
1.8 V Supply Pin for ADC Core Domain.
4
CSB
SPI Chip Select. Active low enable, 30 k internal pull-up.
5
SCLK/DFS
SPI Clock Input in SPI Mode (SCLK). 30 k internal pull-down.
Data Format Select in Non-SPI Mode (DFS). Static control of data output format. 30 k internal pull-down.
DFS high = twos complement output; DFS low = offset binary output.
6
SDIO/PDWN
SPI Data Input/Output (SDIO). Bidirectional SPI data I/O with 30 k internal pull-down.
Non-SPI Mode Power-Down (PDWN). Static control of chip power-down with 30 k internal pull-
7 to 12
NC
No Connect.
14 to 21
D1_D0 (LSB) to
(MSB) D15_D14
ADC Digital Outputs.
13
DRVDD
1.8 V to 3.3 V Supply Pin for Output Driver Domain.
22
DCO
Data Clock Digital Output.
23
MODE/OR
Chip Mode Select Input (MODE)/Out-of-Range Digital Output in SPI Mode (OR).
Default = out-of-range (OR) digital output (SPI Register 0x2A, Bit 0 = 1).
Option = chip mode select input (SPI Register 0x2A, Bit 0 = 0).
Chip power-down (SPI Register 0x08, Bits[7:5] = 100b).
Chip standby (SPI Register 0x08, Bits[7:5] = 101b).
Normal operation, output disabled (SPI Register 0x08, Bits[7:5] = 110b).
Normal operation, output enabled (SPI Register 0x08, Bits[7:5] = 111b).
Out-of-range (OR) digital output only in non-SPI mode.
25
VREF
26
SENSE
27
VCM
Analog Output Voltage at Mid AVDD Supply. Sets common mode of the analog inputs.
28
RBIAS
Set Analog Current Bias. Connect to 10 k (1% tolerance) resistor to ground.
30, 31
VIN, VIN+
ADC Analog Inputs.