- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10051 > AD9257BCPZRL7-40 (Analog Devices Inc)IC ADC 14BIT SRL 40MSPS 64LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9257BCPZRL7-40 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 18/40頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 14BIT SRL 40MSPS 64LFCSP |
| 標準包裝： | 750 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 40M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉換器數(shù)目： | 8 |
| 功率耗散（最大）： | 434mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 8 個差分 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Data Sheet
AD9257
Rev. A | Page 25 of 40
Two output clocks are provided to assist in capturing data from
the AD9257. The DCO is used to clock the output data and is
equal to 7× the sample clock (CLK) rate for the default mode of
operation. Data is clocked out of the AD9257 and must be captured
on the rising and falling edges of the DCO that supports double
data rate (DDR) capturing. The FCO is used to signal the start
of a new output byte and is equal to the sample clock rate (see
the Timing Diagrams section).
When the SPI is used, the DCO phase can be adjusted in 60°
increments relative to the data edge. This enables the user to
refine system timing margins if required. The default DCO+
and DCO timing, as shown in Figure 2, is 180° relative to the
output data edge.
A 12-bit serial stream can also be initiated from the SPI. This
allows the user to implement and test compatibility to lower
resolution systems. When changing the resolution to a 12-bit
serial stream, the data stream is shortened. See Figure 3 for the
12-bit example.
In default mode, as shown in Figure 2, the MSB is first in the
data output serial stream. This can be inverted so that the LSB is
first in the data output serial stream by using the SPI.
There are 12 digital output test pattern options available that can
be initiated through the SPI. This is a useful feature when validating
receiver capture and timing (see Table 11 for the output bit
sequencing options that are available). Some test patterns have
two serial sequential words and can be alternated in various ways,
depending on the test pattern chosen. Note that some patterns
do not adhere to the data format select option. In addition, custom
user-defined test patterns can be assigned in Register 0x19,
Register 0x1A, Register 0x1B, and Register 0x1C.
Table 11. Flexible Output Test Modes
OutputTest
Mode Bit
Sequence
Pattern Name
Digital Output Word 1
Digital Output Word 2
Subjec
t to
Data
Format
Select
Notes
0000
Off (default)
N/A
0001
Midscale short
1000 0000 0000 (12-bit)
10 0000 0000 0000 (14-bit)
N/A
Yes
Offset binary code shown
0010
+Full-scale short
1111 1111 1111 (12-bit)
11 1111 1111 1111 (14-bit)
N/A
Yes
Offset binary code shown
0011
Full-scale short
0000 0000 0000 (12-bit)
00 0000 0000 0000 (14-bit)
N/A
Yes
Offset binary code shown
0100
Checkerboard
1010 1010 1010 (12-bit)
10 1010 1010 1010 (14-bit)
0101 0101 0101 (12-bit)
01 0101 0101 0101 (14-bit)
No
0101
PN sequence long1
N/A
Yes
PN23
ITU 0.150
X23 + X18 + 1
0110
PN sequence short1
N/A
Yes
PN9
ITU O.150
X9 + X5 + 1
0111
One-/zero-word
toggle
1111 1111 1111 (12-bit)
11 1111 1111 1111 (14-bit)
0000 0000 0000 (12-bit)
00 0000 0000 0000 (14-bit)
No
1000
User input
Register 0x19 to Register 0x1A
Register 0x1B to Register 0x1C
No
1001
1-/0-bit toggle
1010 1010 1010 (12-bit)
10 1010 1010 1010 (14-bit)
N/A
No
1010
1× sync
0000 0011 1111 (12-bit)
00 0000 0111 1111 (14-bit)
N/A
No
1011
One bit high
1000 0000 0000 (12-bit)
10 0000 0000 0000 (14-bit)
N/A
No
Pattern associated with
the external pin
1100
Mixed frequency
1010 0011 0011 (12-bit)
10 1000 0110 0111 (14-bit)
N/A
No
1
All test mode options except PN sequence short and PN sequence long can support 12-bit to 14-bit word lengths to verify data capture to the receiver.
相關PDF資料 |
PDF描述 |
|---|---|
| MS3102A28-21PY | CONN RCPT 37POS BOX MNT W/PINS |
| D38999/20FB98PNPC | CONN RCPT 6POS WALL MNT W/PINS |
| MS3102A28-21PX | CONN RCPT 37POS BOX MNT W/PINS |
| AD7875KP | IC ADC 12BIT SAMPLING 5V 28PLCC |
| LTC489IN#PBF | IC LINE RCVR RS485 QUAD 16-DIP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9257BCPZRL7-65 | 功能描述:IC ADC 14BIT SRL 65MSPS 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應商設備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類型:2 個單端，單極 |
| AD9257TCPZ-65-EP | 功能描述:14 Bit Analog to Digital Converter 8 Input 8 Pipelined 64-LFCSP-WQ (9x9) 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):有效 位數(shù):14 采樣率（每秒）:65M 輸入數(shù):8 輸入類型:差分 數(shù)據(jù)接口:LVDS - 串行 配置:S/H-ADC 無線電 - S/H:ADC:1:1 A/D 轉換器數(shù):8 架構:管線 參考類型:內(nèi)部 電壓 - 電源，模擬:1.7 V ~ 1.9 V 電壓 - 電源，數(shù)字:1.7 V ~ 1.9 V 特性:同步采樣 工作溫度:-55°C ~ 125°C 封裝/外殼:64-WFQFN 裸露焊盤 供應商器件封裝:64-LFCSP-WQ（9x9） 標準包裝:1 |
| AD9258 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC) |
| AD9258-105EBZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC) |
| AD9258-125EBZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC) |
發(fā)布緊急采購，3分鐘左右您將得到回復。