參數(shù)資料
型號： AD9228ABCPZRL7-65
廠商： Analog Devices Inc
文件頁數(shù)： 29/56頁
文件大?。?/td> 0K
描述： IC ADC 12BIT SPI/SRL 65M 48LFCSP
標準包裝： 750
位數(shù)： 12
采樣率（每秒）： 65M
數(shù)據(jù)接口： 串行，SPI?
轉換器數(shù)目： 4
功率耗散（最大）： 510mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 48-VFQFN 裸露焊盤，CSP
供應商設備封裝： 48-LFCSP-VQ（7x7）
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 8 個單端，單極；4 個差分，單極
Data Sheet
AD9228
Rev. E | Page 35 of 56
Addr.
(Hex)
Register Name
(MSB)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
(LSB)
Bit 0
Default
Value
(Hex)
Default Notes/
Comments
14
output_mode
X
0 = LVDS
ANSI-644
(default)
1 = LVDS
low power
(IEEE
1596.3
similar)
X
Output
invert
1 = on
0 = off
(default)
00 = offset binary
(default)
01 = twos
complement
0x00
Configures the
outputs and the
format of the
data.
15
output_adjust
X
Output driver
termination
00 = none (default)
01 = 200 Ω
10 = 100 Ω
11 = 100 Ω
X
0x00
Determines
LVDS or other
output properties.
Primarily func-
tions to set the
LVDS span and
common-mode
levels in place of
an external
resistor.
16
output_phase
X
0011 = output clock phase adjust
(0000 through 1010)
0000 = 0° relative to data edge
0001 = 60° relative to data edge
0010 = 120° relative to data edge
0011 = 180° relative to data edge (default)
0101 = 300° relative to data edge
0110 = 360° relative to data edge
1000 = 480° relative to data edge
1001 = 540° relative to data edge
1010 = 600° relative to data edge
1011 to 1111 = 660° relative to data edge
0x03
On devices that
utilize global
clock divide,
determines
which phase of
the divider
output is used to
supply the
output clock.
Internal latching
is unaffected.
19
user_patt1_lsb
B7
B6
B5
B4
B3
B2
B1
B0
0x00
User-defined
pattern, 1 LSB.
1A
user_patt1_msb
B15
B14
B13
B12
B11
B10
B9
B8
0x00
User-defined
pattern, 1 MSB.
1B
user_patt2_lsb
B7
B6
B5
B4
B3
B2
B1
B0
0x00
User-defined
pattern, 2 LSB.
1C
user_patt2_msb
B15
B14
B13
B12
B11
B10
B9
B8
0x00
User-defined
pattern, 2 MSB.
21
serial_control
LSB first
1 = on
0 = off
(default)
X
<10
MSPS,
low
encode
rate
mode
1 = on
0 = off
(default)
000 = 12 bits (default, normal bit
stream)
001 = 8 bits
010 = 10 bits
011 = 12 bits
100 = 14 bits
0x00
Serial stream
control. Default
causes MSB first
and the native
bit stream
(global).
22
serial_ch_stat
X
Channel
output
reset
1 = on
0 = off
(default)
Channel
power-
down
1 = on
0 = off
(default)
0x00
Used to power
down individual
sections of a
converter (local).
相關PDF資料
PDF描述
AD9229ABCPZRL7-65 IC ADC 12BIT SRL 65MSPS 48LFCSP
AD9230BCPZ-170 IC ADC 12BIT 170MSPS 56-LFCSP
AD9230BCPZ11-200 IC ADC 11-BIT 200MSPS 56-LFCSP
AD9231BCPZ-80 IC ADC 12BIT 80MSPS 64LFCSP
AD9233BCPZRL7-125 IC ADC 12BIT 125MSPS 48-LFCSP
相關代理商/技術參數(shù)
參數(shù)描述
AD9228BCPZ-40 制造商:Analog Devices 功能描述:ADC Quad Pipelined 40Msps 12-bit Serial 48-Pin LFCSP EP 制造商:Analog Devices 功能描述:IC SM 12-BIT ADC QUAD WAFFLE125 制造商:Analog Devices 功能描述:IC 12BIT ADC QUAD 40MSPS LFCSP48 制造商:Analog Devices 功能描述:IC, 12BIT ADC, QUAD 40MSPS, LFCSP48
AD9228BCPZ-65 制造商:Analog Devices 功能描述:ADC Quad Pipelined 65Msps 12-bit Serial 48-Pin LFCSP EP 制造商:Analog Devices 功能描述:IC 12BIT ADC QUAD 65MSPS LFCSP48
AD9228BCPZRL-40 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, 12-bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter
AD9228BCPZRL-65 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, 12-bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter
AD9228BCPZRL7-40 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*