- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1985 > AD9228ABCPZRL7-65 (Analog Devices Inc)IC ADC 12BIT SPI/SRL 65M 48LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9228ABCPZRL7-65 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 26/56頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT SPI/SRL 65M 48LFCSP |
| 標準包裝： | 750 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 65M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉換器數(shù)目： | 4 |
| 功率耗散（最大）： | 510mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 48-LFCSP-VQ（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 8 個單端，單極；4 個差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
AD9228
Data Sheet
Rev. E | Page 32 of 56
05
72
7-
1
02
NUMBER OF SDIO PINS CONNECTED TOGETHER
V
OH
(V
)
1.715
1.720
1.725
1.730
1.735
1.740
1.745
1.750
1.755
1.760
1.765
1.770
1.775
1.780
1.785
1.790
1.795
1.800
030
20
10
40
50
60
70
80
90
100
Figure 68. SDIO Pin Loading
If the user chooses not to use the SPI, these dual-function pins
serve their secondary functions when the CSB is strapped to
AVDD during device power-up. See the Theory of Operation
section for details on which pin-strappable functions are
supported on the SPI pins.
For users who wish to operate the ADC without using the
SPI, remove any connections from the CSB, SCLK/DTP, and
SDIO/ODM pins. By disconnecting these pins from the control
bus, the ADC can function in its most basic operation. Each
of these pins has an internal termination that floats to its
respective level.
DON’T CARE
SDIO
SCLK
CSB
tS
tDH
tHI
tCLK
tLO
tDS
tH
R/W
W1
W0
A12
A11
A10
A9
A8
A7
D5
D4
D3
D2
D1
D0
05
727-
012
Figure 69. Serial Timing Details
Table 15. Serial Timing Definitions
Parameter
Timing (Minimum, ns)
Description
tDS
5
Setup time between the data and the rising edge of SCLK
tDH
2
Hold time between the data and the rising edge of SCLK
tCLK
40
Period of the clock
tS
5
Setup time between CSB and SCLK
tH
2
Hold time between CSB and SCLK
tHI
16
Minimum period that SCLK should be in a logic high state
tLO
16
Minimum period that SCLK should be in a logic low state
tEN_SDIO
10
Minimum time for the SDIO pin to switch from an input to an output relative to the SCLK
falling edge (not shown in Figure 69)
tDIS_SDIO
10
Minimum time for the SDIO pin to switch from an output to an input relative to the SCLK
rising edge (not shown in Figure 69)
相關PDF資料 |
PDF描述 |
|---|---|
| AD9229ABCPZRL7-65 | IC ADC 12BIT SRL 65MSPS 48LFCSP |
| AD9230BCPZ-170 | IC ADC 12BIT 170MSPS 56-LFCSP |
| AD9230BCPZ11-200 | IC ADC 11-BIT 200MSPS 56-LFCSP |
| AD9231BCPZ-80 | IC ADC 12BIT 80MSPS 64LFCSP |
| AD9233BCPZRL7-125 | IC ADC 12BIT 125MSPS 48-LFCSP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9228BCPZ-40 | 制造商:Analog Devices 功能描述:ADC Quad Pipelined 40Msps 12-bit Serial 48-Pin LFCSP EP 制造商:Analog Devices 功能描述:IC SM 12-BIT ADC QUAD WAFFLE125 制造商:Analog Devices 功能描述:IC 12BIT ADC QUAD 40MSPS LFCSP48 制造商:Analog Devices 功能描述:IC, 12BIT ADC, QUAD 40MSPS, LFCSP48 |
| AD9228BCPZ-65 | 制造商:Analog Devices 功能描述:ADC Quad Pipelined 65Msps 12-bit Serial 48-Pin LFCSP EP 制造商:Analog Devices 功能描述:IC 12BIT ADC QUAD 65MSPS LFCSP48 |
| AD9228BCPZRL-40 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, 12-bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter |
| AD9228BCPZRL-65 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, 12-bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter |
| AD9228BCPZRL7-40 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。