- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17059 > AD9148-M5375-EBZ (Analog Devices Inc)BOARD EVAL FOR AD9149, ADL5375 PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9148-M5375-EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 36/72頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9149, ADL5375 |
| 設(shè)計(jì)資源： | AD9148-M5375-EBZ Schematic AD9148-M5375-EBZ BOM AD9148-M5375-EBZ Gerber Files |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
Data Sheet
AD9148
Rev. B | Page 41 of 72
BYTE MODE
In byte mode, a FRAME signal must be provided along with the
DCI signal and the data. The most significant byte of the data
should correspond with DCI being high, and the least significant
byte of the data should correspond with DCI being low. The
FRAME signal indicates to which DAC the data is intended.
When FRAME is high, data on the top half of the port (A[15:8])
is sent to DAC 1 and data on the bottom half of the port (A[7:0]) is
sent to DAC 3. When the FRAME is low, data on the top half of
the port is sent to DAC 2 and data on the bottom half of the port
is sent to DAC 4. This pattern repeats continuously as shown in
FRAMEA
A[15:8]
DAC1H
DAC1L
DAC2H
DAC2L
DAC1H
DAC1L
DAC2H
DAC2L
A[7:0]
DAC3H
DAC3L
DAC4H
DAC4L
DAC3H
DAC3L
DAC4H
DAC4L
DCIA
08910-
048
Figure 48. Timing Diagram for Byte Mode
The AD9148 also includes a byte swap feature. By default, the
bytes should be formatted as an MSB sent to Bit 15 on Bus 1 and
Bit 7 on Bus 2. When byte swap is enabled (Register 0x03[2]), an
MSB should be sent to Bit 8 on Bus 1 and Bit 0 on Bus 2. This
is described in Table 14.
Table 14. Byte Swap Formatting
Byte Swap
Byte
A[15:8]
A[7:0]
0
MSB
Data Set 1[15:8]
Data Set 2[15:8]
0
LSB
Data Set 1[7:0]
Data Set 2[7:0]
1
MSB
Data Set 1[8:15]
Data Set 2[8:15]
1
LSB
Data Set 1[0:7]
Data Set 2[0:7]
DATA INTERFACE OPTIONS
To enable optimization of the data interface, some additional
options have been provided in the following registers:
Data format (Register 0x03)
Data receiver control (Register 0x14)
Data receiver status (Register 0x15)
Depending on the data rate and DCI vs. data skew, the internal
DCI can be inverted to meet the valid data timing window.
RECOMMENDED FRAME INPUT BIAS CIRCUITRY
Because the frame signal can be used as a reference clock in the
byte mode or as a trigger to reset the FIFO, it is recommended
that the frame input be tied to LVDS logic low when it is not
used (that is, when it is not driven by an ASIC or FPGA). The
external bias circuit shown in Figure 49 is recommended for
this purpose. This bias circuit applies to both FRAMEA and
FRAMEB ports.
08910-
145
100
150
51
AD9148
FRAMEP
FRAMEN
DVDD18
(1.8V)
Figure 49. External Bias Circuit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPB2G181MRD6 | CAP ALUM 180UF 400V 20% RADIAL |
| VE-B64-EY | CONVERTER MOD DC/DC 48V 50W |
| AD9148-M5372-EBZ | BOARD EVAL FOR AD9149, ADL5372 |
| AD9737A-EBZ | BOARD EVAL FOR AD9737A |
| MIC2026-1YM | IC DISTRIBUTION SW DUAL 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9152BCPZ | 功能描述:16 Bit Digital to Analog Converter 2 56-LFCSP-WQ (8x8) 制造商:analog devices inc. 系列:TxDAC+? 包裝:托盤 零件狀態(tài):有效 位數(shù):16 數(shù)模轉(zhuǎn)換器數(shù):2 建立時(shí)間:- 輸出類型:Current - Unbuffered 差分輸出:是 數(shù)據(jù)接口:JESD204B 參考類型:內(nèi)部 電壓 - 電源，模擬:3.13 V ~ 3.47 V 電壓 - 電源，數(shù)字:1.14 V ~ 1.26 V INL/DNL（LSB）:±10，±5 架構(gòu):電流源 工作溫度:-40°C ~ 85°C 封裝/外殼:56-WFQFN 裸焊盤，CSP 供應(yīng)商器件封裝:56-LFCSP-WQ（8x8） 標(biāo)準(zhǔn)包裝:1 |
| AD9152BCPZRL | 功能描述:16 Bit Digital to Analog Converter 2 56-LFCSP-WQ (8x8) 制造商:analog devices inc. 系列:TxDAC+? 包裝:帶卷（TR） 零件狀態(tài):有效 位數(shù):16 數(shù)模轉(zhuǎn)換器數(shù):2 建立時(shí)間:- 輸出類型:Current - Unbuffered 差分輸出:是 數(shù)據(jù)接口:JESD204B 參考類型:內(nèi)部 電壓 - 電源，模擬:3.13 V ~ 3.47 V 電壓 - 電源，數(shù)字:1.14 V ~ 1.26 V INL/DNL（LSB）:±10，±5 架構(gòu):電流源 工作溫度:-40°C ~ 85°C 封裝/外殼:56-WFQFN 裸焊盤，CSP 供應(yīng)商器件封裝:56-LFCSP-WQ（8x8） 標(biāo)準(zhǔn)包裝:2,500 |
| AD9152-EBZ | 功能描述:AD9152 TxDAC+? Series 16 Bit 2.25G Samples Per Second Digital to Analog Converter (DAC) Evaluation Board 制造商:analog devices inc. 系列:TxDAC+? 零件狀態(tài):有效 DAC 數(shù):2 位數(shù):16 采樣率（每秒）:2.25G 數(shù)據(jù)接口:SPI 建立時(shí)間:- DAC 類型:電流 工作溫度:-40°C ~ 85°C 所含物品:板，線纜 使用的 IC/零件:AD9152 標(biāo)準(zhǔn)包裝:1 |
| AD9152-FMC-EBZ | 功能描述:AD9152 TxDAC+? Series 16 Bit 2.25G Samples Per Second Digital to Analog Converter (DAC) Evaluation Board 制造商:analog devices inc. 系列:TxDAC+? 零件狀態(tài):有效 DAC 數(shù):2 位數(shù):16 采樣率（每秒）:2.25G 數(shù)據(jù)接口:SPI 建立時(shí)間:- DAC 類型:電流 工作溫度:-40°C ~ 85°C 所含物品:板，線纜 使用的 IC/零件:AD9152 標(biāo)準(zhǔn)包裝:1 |
| AD9152-M6720-EBZ | 功能描述:AD9152 TxDAC+? Series 16 Bit 2.25G Samples Per Second Digital to Analog Converter (DAC) Evaluation Board 制造商:analog devices inc. 系列:TxDAC+? 零件狀態(tài):有效 DAC 數(shù):2 位數(shù):16 采樣率（每秒）:2.25G 數(shù)據(jù)接口:SPI 建立時(shí)間:- DAC 類型:電流 工作溫度:-40°C ~ 85°C 所含物品:板 使用的 IC/零件:AD9152 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。