參數資料
型號: AD9146BCPZ
廠商: Analog Devices Inc
文件頁數: 15/56頁
文件大?。?/td> 0K
描述: IC DAC 16BIT SRL DUAL 48LFCSP
標準包裝: 1
系列: TxDAC+®
設置時間: 20ns
位數: 16
數據接口: 串行
轉換器數目: 2
電壓電源: 模擬和數字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-WFQFN 裸露焊盤,CSP
供應商設備封裝: 48-LFCSP-WQ(7x7)
包裝: 托盤
輸出數目和類型: 2 電流,單極
采樣率(每秒): 1.23G
AD9146
Data Sheet
Rev. A | Page 22 of 56
Register
Name
Address
(Hex)
Bits
Name
Description
Default
Clock
Receiver
Control
0x08
7
DACCLK duty correction
1 = enable duty cycle correction on the DACCLK input.
0
6
REFCLK duty correction
1 = enable duty cycle correction on the REFCLK input.
0
5
DACCLK cross-correction
1 = enable differential crossing correction on the DACCLK
input.
1
4
REFCLK cross-correction
1 = enable differential crossing correction on the
REFCLK input.
1
PLL
Control
0x0A
7
PLL enable
1 = enable the PLL clock multiplier. The REFCLK input is
used as the PLL reference clock signal.
0
6
PLL manual enable
1 = enable manual selection of the VCO band. The correct
VCO band must be determined by the user and written to
Bits[5:0].
1
[5:0]
Manual VCO Band[5:0]
Selects the VCO band to be used.
000000
0x0C
[7:6]
PLL Loop Bandwidth[1:0]
Selects the PLL loop filter bandwidth.
11
00 = widest bandwidth.
11 = narrowest bandwidth.
[4:0]
PLL Charge Pump
Current[4:0]
Sets the nominal PLL charge pump current.
10001
00000 = lowest current setting.
11111 = highest current setting.
0x0D
[7:6]
N2[1:0]
PLL control clock divider. This divider determines the ratio
of the DACCLK frequency to the PLL controller clock
frequency. fPC_CLK must always be less than 75 MHz.
11
00 = fDACCLK/fPC_CLK = 2.
01 = fDACCLK/fPC_CLK = 4.
10 = fDACCLK/fPC_CLK = 8.
11 = fDACCLK/fPC_CLK = 16.
4
PLL cross-control enable
1 = enable PLL cross-point controller.
1
[3:2]
N0[1:0]
PLL VCO divider. This divider determines the ratio of the
VCO frequency to the DACCLK frequency.
10
00 = fVCO/fDACCLK = 1.
01 = fVCO/fDACCLK = 2.
10 = fVCO/fDACCLK = 4.
11 = fVCO/fDACCLK = 4.
[1:0]
N1[1:0]
PLL loop divider. This divider determines the ratio of the
DACCLK frequency to the REFCLK frequency.
01
00 = fDACCLK/fREFCLK = 2.
01 = fDACCLK/fREFCLK = 4.
10 = fDACCLK/fREFCLK = 8.
11 = fDACCLK/fREFCLK = 16.
PLL Status
0x0E
7
PLL locked
1 = the PLL-generated clock is tracking the REFCLK input
signal.
N/A
[3:0]
VCO Control Voltage[3:0]
VCO control voltage readback. See Table 22.
N/A
0x0F
[5:0]
VCO Band Readback[5:0]
Indicates the VCO band currently selected.
N/A
相關PDF資料
PDF描述
GTC02R-36-5P CONN RCPT 4POS BOX MNT W/PINS
VE-2TY-MX-F2 CONVERTER MOD DC/DC 3.3V 49.5W
MS27508E24B4PC CONN RCPT 56POS BOX MNT W/PINS
VE-2TY-MW-F2 CONVERTER MOD DC/DC 3.3V 66W
MS27508E24B4PB CONN RCPT 56POS BOX MNT W/PINS
相關代理商/技術參數
參數描述
AD9146BCPZRL 功能描述:IC DAC 16BIT SRL DUAL 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:TxDAC+® 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設置時間:1µs 位數:8 數據接口:串行 轉換器數目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數目和類型:8 電壓,單極 采樣率(每秒):*
AD9146-EBZ 制造商:Analog Devices 功能描述:16 BIT DUAL SIGNAL PROC DAC EB - Boxed Product (Development Kits)
AD9146-M5375-EBZ 功能描述:BOARD EVAL FOR AD9146 DAC RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 數模轉換器 (DAC) 系列:TxDAC+® 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數量:4 位數:12 采樣率(每秒):- 數據接口:串行,SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
AD9148 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad 16-Bit,1 GSPS, TxDAC+ Digital-to-Analog Converter
AD9148ARUZ 制造商:Analog Devices 功能描述:- Rail/Tube