參數(shù)資料
型號: AD9146BCPZ
廠商: Analog Devices Inc
文件頁數(shù): 13/56頁
文件大?。?/td> 0K
描述: IC DAC 16BIT SRL DUAL 48LFCSP
標準包裝: 1
系列: TxDAC+®
設置時間: 20ns
位數(shù): 16
數(shù)據(jù)接口: 串行
轉(zhuǎn)換器數(shù)目: 2
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-WFQFN 裸露焊盤,CSP
供應商設備封裝: 48-LFCSP-WQ(7x7)
包裝: 托盤
輸出數(shù)目和類型: 2 電流,單極
采樣率(每秒): 1.23G
AD9146
Data Sheet
Rev. A | Page 20 of 56
Table 11. Device Configuration Register Descriptions
Register
Name
Address
(Hex)
Bits
Name
Description
Default
Comm
0x00
7
SDIO
SDIO pin operation. To enable data readback, set this bit to 1.
0
0 = SDIO operates as an input only.
1 = SDIO operates as a bidirectional input/output.
6
LSB_FIRST
Serial port communication, LSB or MSB first.
0
0 = MSB first.
1 = LSB first.
5
Reset
The device is placed in reset when this bit is written high
and remains in reset until the bit is written low.
0
Power
Control
0x01
7
Power down I DAC
1 = power down I DAC.
0
6
Power down Q DAC
1 = power down Q DAC.
0
5
Power down data
receiver
1 = power down the input data receiver.
0
4
Power down auxiliary
ADC
1 = power down the auxiliary ADC for temperature sensor.
1
3
Power down auxiliary
DACs and reference
1 = power down the auxiliary DACs and the voltage reference.
0
2
Power down clocks
1 = power down the clocks.
0
Tx Enable
Control
0x02
6
Extended delay length
Time delay from when the TXENABLE pin is brought high to
when the DAC begins transmitting data. See the Tx Enable
section for more information.
0 = delay the outputs by 12 to 13 DAC/64 clock edges.
1 = delay the outputs by 19 to 20 DAC/64 clock edges.
0
5
Enable extended delay
The transmit delay, regardless of whether the extended delay
option is selected, has an inherent fixed delay of 10 DAC clock
cycles. When the extended delay is disabled, there is a mini-
mum delay time in the outputs of 1 to 2 DAC/64 clock edges
from when the TXENABLE pin is brought high.
0 = disable the extended delay option. Delays the outputs
by 1 to 2 DAC/64 clock edges.
1 = enable the extended delay option. Delays the outputs
based on the setting of Bit 6.
0
4
Power down voltage
reference
0 = no power-down of the internal voltage reference.
1 = power down the internal voltage reference when the
TXENABLE pin is held low.
0
3
Power down PLL
0 = no power-down of the on-chip PLL.
1 = power down the on-chip PLL when the TXENABLE pin is
held low.
0
2
Power down DACs
0 = no power-down of the DAC cores.
1 = power down the DAC cores when the TXENABLE pin is
held low.
0
1
Power down FIFO
0 = no power-down of the FIFO.
1 = power down the FIFO when the TXENABLE pin is held
low.
0
Power down filters
0 = no power-down of the interpolation filters.
1 = power down the interpolation filters when the
TXENABLE pin is held low.
0
相關(guān)PDF資料
PDF描述
GTC02R-36-5P CONN RCPT 4POS BOX MNT W/PINS
VE-2TY-MX-F2 CONVERTER MOD DC/DC 3.3V 49.5W
MS27508E24B4PC CONN RCPT 56POS BOX MNT W/PINS
VE-2TY-MW-F2 CONVERTER MOD DC/DC 3.3V 66W
MS27508E24B4PB CONN RCPT 56POS BOX MNT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9146BCPZRL 功能描述:IC DAC 16BIT SRL DUAL 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
AD9146-EBZ 制造商:Analog Devices 功能描述:16 BIT DUAL SIGNAL PROC DAC EB - Boxed Product (Development Kits)
AD9146-M5375-EBZ 功能描述:BOARD EVAL FOR AD9146 DAC RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC+® 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
AD9148 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad 16-Bit,1 GSPS, TxDAC+ Digital-to-Analog Converter
AD9148ARUZ 制造商:Analog Devices 功能描述:- Rail/Tube