
AD9114/AD9115/AD9116/AD9117
Data Sheet
Rev. C | Page 16 of 52
PIN 1
INDICATOR
1
DB11
2
DB10
3
DB9
4
DB8
5
DVDDIO
6
DVSS
7
DVDD
8
DB7
9
DB6
10
DB5
23 QOUTP
24 RLQP
25 AVSS
26 AVDD
27 RLIP
28 IOUTP
29 IOUTN
30 RLIN
22 QOUTN
21 RLQN
1
DB4
12
DB3
13
DB2
15
DB0
(
L
S
B)
17
CV
DD
16
DCL
KI
O
18
CL
KI
N
19
C
VSS
20
CM
L
Q
14
DB1
33
F
S
ADJI
/AUX
I
34
R
E
FIO
35
R
ESET
/PI
N
MD
36
S
CL
K/
CL
KM
D
37
S
D
IO/FOR
M
A
T
38
CS
/P
W
RDN
39
DB13
(
M
S
B)
40
DB12
32
F
S
ADJQ
/AUX
Q
31
CM
L
I
TOP VIEW
(Not to Scale)
AD9117
07466-
002
NOTES
1. THE EXPOSED PAD IS CONNECTED TO AVSS AND
MUST BE SOLDERED TO THE GROUND PLANE.
EXPOSED METAL AT PACKAGE CORNERS IS
CONNECTED TO THIS PAD.
Figure 5. AD9117 Pin Configuration
Table 10. AD9117 Pin Function Descriptions
Pin No.
Mnemonic
Description
1 to 4
DB[11:8]
Digital Inputs.
5
DVDDIO
Digital I/O Supply Voltage Input (1.8 V to 3.3 V Nominal).
6
DVSS
Digital Common.
7
DVDD
Digital Core Supply Voltage Output (1.8 V). Strap DVDD to DVDDIO at 1.8 V. If DVDDIO > 1.8 V, bypass DVDD
with a 1.0 F capacitor; however, do not otherwise connect it. The LDO should not drive external loads.
8 to 14
DB[7:1]
Digital Inputs.
15
DB0 (LSB)
Digital Input (LSB).
16
DCLKIO
Data Input/Output Clock. Clock used to qualify input data.
17
CVDD
Sampling Clock Supply Voltage Input (1.8 V to 3.3 V). CVDD must be ≥ DVDD.
18
CLKIN
LVCMOS Sampling Clock Input.
19
CVSS
Sampling Clock Supply Voltage Common.
20
CMLQ
Q DAC Output Common-Mode Level. When the internal on-chip (QRCML) is enabled, this pin is connected to
the on-chip QRCML resistor. It is recommended to leave this pin unconnected. When the internal on-chip (QRCML) is
disabled, this pin is the common-mode load for Q DAC and must be connected to AVSS through a resistor,
21
RLQN
Load Resistor (62.5 ) to the CMLQ Pin. For the internal load resistor to be used, this pin should be tied to
QOUTN externally.
22
QOUTN
Complementary Q DAC Current Output. Full-scale current is sourced when all data bits are 0s.
23
QOUTP
Q DAC Current Output. Full-scale current is sourced when all data bits are 1s.
24
RLQP
Load Resistor (62.5 ) to the CMLQ Pin. For the internal load resistor to be used, this pin should be tied to
QOUTP externally.
25
AVSS
Analog Common.
26
AVDD
Analog Supply Voltage Input (1.8 V to 3.3 V).
27
RLIP
Load Resistor (62.5 ) to the CMLI Pin. For the internal load resistor to be used, this pin should be tied to
IOUTP externally.
28
IOUTP
I DAC Current Output. Full-scale current is sourced when all data bits are 1s.
29
IOUTN
Complementary I DAC Current Output. Full-scale current is sourced when all data bits are 0s.
30
RLIN
Load Resistor (62.5 ) to the CMLI Pin. For the internal load resistor to be used, this pin should be tied to
IOUTN externally.