參數(shù)資料
型號(hào)： AD9042CHIPS
廠商： ANALOG DEVICES INC
元件分類： ADC
英文描述： 12-Bit, 41 MSPS Monolithic A/D Converter
中文描述： 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, UUC31
封裝： DIE-31
文件頁(yè)數(shù)： 19/24頁(yè)
文件大?。?/td> 488K
代理商： AD9042CHIPS
AD9042
REV. A
–19–
DIGIT AL WIDE BAND RE CE IVE RS
Introduction
Several key technologies are now being introduced that may
forever alter the vision of radio. Figure 49 shows the typical
dual conversion superheterodyne receiver. T he signal picked up
by the antenna is mixed down to an intermediate frequency (IF)
using a mixer with a variable local oscillator (LO); the variable
LO is used to “tune-in” the desired signal. T his first IF is
mixed down to a second IF using another mixer stage and a
fixed LO. Demodulation takes place at the second or third IF
using either analog or digital techniques.
ADCs
VARIABLE
IF
1
IF
2
FIXED
NARROWBAND
FILTER
NARROWBAND
FILTER
I
Q
LNA
RF
e.g. 900MHz
SHARED
ONE RECEIVER PER CHANNEL
Figure 49. Narrowband Digital Receiver Architecture
If demodulation takes place in the analog domain then
traditional discriminators, envelop detectors, phase locked loops
or other synchronous detectors are generally employed to strip
the modulation from the selected carrier.
However, as general purpose DSP chips such as the ADSP-2181
become more popular, they will be used in many baseband-
sampled applications like the one shown in Figure 49. As
shown in the figure, prior to ADC conversion, the signal must
be mixed down, filtered, and the I and Q components separated.
T hese functions are realizable through DSP techniques,
however several key technology breakthroughs are required:
high dynamic range ADCs such as the AD9042, new DSPs
(highly programmable with onboard memory, fast), digital tuner
& filter (with programmable frequency and BW) and wide band
mixers (high dynamic range with >12.5 MHz BW).
WIDEBAND
ADC
FIXED
WIDEBAND
MIXER
WIDEBAND
FILTER
LNA
RF
e.g. 900MHz
SHARED
"n" CHANNELS
TO DSP
12.5MHz
(416 CHANNELS)
CHANNEL SELECTION
Figure 50. Wideband Digital Receiver Architecture
Figure 50 shows such a wideband system. T his design shows
that the front end variable local oscillator has been replaced with
a fixed oscillator (for single band radios) and the back end has
been replaced with a wide dynamic range ADC, digital tuner
and DSP. T his technique offers many benefits.
First, many passive discrete components have been eliminated
that formed the tuning and filtering functions. T hese passive
components often require “tweaking” and special handling
during assembly and final system alignment. Digital compo-
nents require no such adjustments; tuner and filter characteristics
are always exactly the same. Moreover, the tuning and filtering
characteristics can be changed through software. Since software
is used for demodulation, different routines may be used to
demodulate different standards such as AM, FM, GMSK or any
other desired standard. In addition, as new standards arise or
new software revisions are generated, they may be field installed
with standard software update channels. A radio that performs
demodulation in software as opposed to hardware is often
referred to as a soft radio because it may be changed or modified
simply through code revision.
System Description
In the wideband digital radio (Figure 50), the first down
conversion functions in much the same way as a block converter
does. An entire band is shifted in frequency to the desired
intermediate frequency. In the case of cellular base station
receivers, 5 MHz to 20 MHz of bandwidth are down-converted
simultaneously to an IF frequency suitable for digitizing with a
wideband analog-to-digital converter. Once digitized the
broadband digital data stream contains all of the in-band
signals. T he remainder of the radio is constructed digitally using
special purpose and general purpose programmable DSP to
perform filtering, demodulation and signal conditioning not
unlike the analog counter parts.
In the narrowband receiver (Figure 49), the signal to be received
must be tuned. T his is accomplished by using a variable local
oscillator at the first mix down stage. T he first IF then uses a
narrow band filter to reject out of band signals and condition
the selected carrier for signal demodulation.
In the digital wideband receiver (Figure 50), the variable local
oscillator has been replaced with a fixed oscillator, so tuning
must be accomplished in another manner. T uning is performed
digitally using a digital down conversion and filter chip fre-
quently called a channelizer. T he term channelizer is used
because the purpose of these chips is to select one channel out
of the many within the broadband of spectrum actually present
in the digital data stream of the ADC.
DECIMATION
FILTER
LOW-PASS
FILTER
DIGITAL
TUNER
COS
SIN
DECIMATION
FILTER
LOW-PASS
FILTER
DATA
I
Q
Figure 51. Digital Channelizer
Figure 51 shows the block diagram of a typical channelizer.
Channelizers consist of a complex NCO (Numerically
Controlled Oscillator), dual multiplier (mixer), and matched
digital filters. T hese are the same functions that would be
required in an analog receiver, however implemented in digital
form. T he digital output from the channelizer is the desired
carrier, frequently in I & Q format; all other signals have been
filtered and removed based on the filtering characteristics
desired. Since the channelizer output consists of one selected
RF channel, one tuner chip is required for each frequency
received, although only one wideband RF receiver is needed for
the entire band. Data from the channelizer may then be
processed using a digital signal processor such as the ADSP-
2181 or the SHARC processor, the ADSP-21062. T his data
may then be processed through software to demodulate the
information from the carrier.
相關(guān)PDF資料
PDF描述
AD9042 12-Bit, 41 MSPS Monolithic A/D Converter(41MSPS,單片12位A/D轉(zhuǎn)換器)
AD9048JJ Monolithic 8-Bit Video A/D Converter
AD9048JQ CAPACITOR, 0805 4.7NF 50V CAPACITOR, 0805 4.7NF 50V; CAPACITANCE:4700PF; VOLTAGE RATING, DC:50V; CAPACITOR DIELECTRIC TYPE:CERAMIC MULTI-LAYER; SERIES:B37941; TOLERANCE, :10%; TOLERANCE, -:10%; TEMP, OP. MAX:125(DEGREE C); TEMP, OP. RoHS Compliant: Yes
AD9048KJ Monolithic 8-Bit Video A/D Converter
AD9048SE Monolithic 8-Bit Video A/D Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9042D 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 41 MSPS Monolithic A/D Converter
AD9042D/PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 41 MSPS Monolithic A/D Converter
AD9042DPCB 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 41 MSPS Monolithic A/D Converter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*