參數(shù)資料
型號(hào): AD8402ARZ50-REEL
廠商: Analog Devices Inc
文件頁數(shù): 32/32頁
文件大?。?/td> 0K
描述: IC POT DIG DUAL 50K 8BIT 14SOIC
標(biāo)準(zhǔn)包裝: 2,500
接片: 256
電阻(歐姆): 50k
電路數(shù): 2
溫度系數(shù): 標(biāo)準(zhǔn)值 500 ppm/°C
存儲(chǔ)器類型: 易失
接口: 3 線 SPI(芯片選擇)
電源電壓: 2.7 V ~ 5.5 V
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 14-SOIC(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 14-SOICN
包裝: 帶卷 (TR)
AD8400/AD8402/AD8403
Rev. E | Page 9 of 32
Parameter
Symbol
Conditions
Min
Typ1
Max
Unit
DYNAMIC CHARACTERISTICS6, 10
Bandwidth 3 dB
BW_1 K
R = 1 kΩ
5,000
kHz
Total Harmonic Distortion
THDW
VA = 1 V rms + 2 V dc, VB = 2 V dc, f = 1 kHz
0.015
%
VW Settling Time
tS
VA = VDD, VB = 0 V, ±1% error band
0.5
μs
Resistor Noise Voltage
eNWB
RWB = 500 Ω, f = 1 kHz, RS = 0
3
nV/√Hz
CT
VA = VDD, VB = 0 V
65
dB
1 Typicals represent average readings at 25°C and VDD = 5 V.
2 Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper
positions. R-DNL measures the relative step change from ideal between successive tap positions. See the test circuit in Figure 38. IW = 500 μA for VDD = 3 V and
IW = 2.5 mA for VDD = 5 V for 1 kΩ version.
3 VAB = VDD, wiper (VW) = no connect.
4 INL and DNL are measured at VW with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. VA = VDD and VB = 0 V.
DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions. See the test circuit in Figure 37.
5 Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other.
6 Guaranteed by design and not subject to production test. Resistor-terminal capacitance tests are measured with 2.5 V bias on the measured terminal.
The remaining resistor terminals are left open circuit.
7 Measured at the Ax terminals. All Ax terminals are open-circuited in shutdown mode.
8 Worst-case supply current is consumed when the input logic level is at 2.4 V, a standard characteristic of CMOS logic. See Figure 28 for a plot of IDD vs. logic voltage.
9 PDISS is calculated from (IDD × VDD). CMOS logic level inputs result in minimum power dissipation.
10 All dynamic characteristics use VDD = 5 V.
11 Measured at a VW pin where an adjacent VW pin is making a full-scale voltage change.
相關(guān)PDF資料
PDF描述
VI-BWD-MV CONVERTER MOD DC/DC 85V 150W
VI-24Y-MW-F3 CONVERTER MOD DC/DC 3.3V 66W
AD8402ARZ100-REEL IC POT DIG DUAL 100K 8BIT 14SOIC
MS3127E10-6P CONN RCPT 6POS BOX MNT W/PINS
VI-BWB-MV CONVERTER MOD DC/DC 95V 150W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD8403 制造商:AD 制造商全稱:Analog Devices 功能描述:256-Position and 33-Position Digital Potentiometers
AD84030001RR 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD84030005RUR 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD8403A10 制造商:Analog Devices 功能描述:
AD8403AN1 制造商:Rochester Electronics LLC 功能描述:QUAD 8-BIT POTENTIOMETER 1 OHM - Bulk