- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375244 > AD8380JS (ANALOG DEVICES INC) Fast, High-Voltage Drive, 6-Channel Output DecDriver Decimating LCD Panel Driver PDF資料下載
參數(shù)資料
| 型號： | AD8380JS |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 顯示驅動器 |
| 英文描述： | Fast, High-Voltage Drive, 6-Channel Output DecDriver Decimating LCD Panel Driver |
| 中文描述： | LIQUID CRYSTAL DISPLAY DRIVER, PQFP44 |
| 封裝： | 10 X 10 MM, 2 MM HEIGHT, MQFP-44 |
| 文件頁數(shù)： | 9/16頁 |
| 文件大?。?/td> | 219K |
| 代理商： | AD8380JS |
REV. B
–9–
AD8380
THEORY OF OPERATION
The AD8380 is a system building block designed to directly drive
the columns of poly-silicon LCD panels of the type popular-
ized for use in data projectors. It comprises six channels of
precision 10-bit digital-to-analog converters loaded from a
single, high speed, 10-bit parallel input. Precision current
feedback amplifiers providing well-damped pulse responses
and rapid voltage settling into large capacitive loads buffer the
six outputs. Excellent linearity performance and laser trimming
of scale factors and output offsets at the wafer level ensure low
absolute output errors over all input codes. Tight channel-to-
channel matching in high channel count systems is guaranteed
by reliance on an externally-applied voltage reference.
DAC
10
VID1
10
DAC
10
10
VID0
DAC
10
VID2
10
DAC
10
VID3
10
DAC
2-STAGE
LATCH
10
VID4
10
DAC
10
VID5
10
CHANNEL
SELECTOR
R/
L
2-STAGE
LATCH
2-STAGE
LATCH
2-STAGE
LATCH
2-STAGE
LATCH
2-STAGE
LATCH
10
BIAS
SCALING
CONTROL
DB [0:9]
CLK
STSQ/CS
XFR
E/
O
A[0:2]
STBY
BYP
VREFHI
VREFLO
INV
VMID
AD8380
3
Figure 3. Top Level Block Diagram
Transfer Function
The transfer function of the AD8380 is made up of two regions
of operation, in which the video output voltages are either above
or below an output reference voltage externally applied at the
VMID input.
VMID
VOUTN
VOUTP
INV = L
(VMID + VFS)
V
0
1023
INPUT CODE
(VMID
–
VFS)
INV = H
Figure 4. Definition of Output Transfer Function
The region over which the output voltage varies with input code
is defined by the status of the INV input. When INV is low, the
video output voltages rise from (VMID – VFS), (where VFS =
the full-scale output voltage), to VMID as the input code increases
from 0 to 1023. When INV is high, the output voltages drop
from (VMID + VFS) to VMID with increasing code (see
Figure 4).
For each value of input code there are then two possible values
for the output voltage, depending on the status of INV. When
INV is low the output is defined as VOUTP(N) where N refers
to the input code, and the P refers to the positive slope of the
voltage variation with code. When INV is high, the output is
defined as VOUTN(N).
To best correlate transfer function errors to image artifacts, the
overall accuracy of the AD8380 is defined by comparing the output
voltages, VOUTP(N) and VOUTN(N), to each other and to
their ideal values. Two parameters are defined, one dependent
on the difference between the signal amplitudes at a particular
code, and one dependent on their average value. These are VDE
and VCME. Their defining expressions are:
VDE =
[
VOUTN(N) – VOUTP(N)
]
/2 –
[
(1 – N/1023)
×
VFS
]
where
N
= input code, and
VFS
= 2
×
(
VREFHI
–
VREFLO
)
VCME
= [[
VOUTN
(
N
) +
VOUTP
(
N
)]/2 –
VMID
]
×
(1/2)
where
VMID
= midpoint reference voltage for the video outputs.
Setting the Full-Scale Output
The full-scale output voltage (VFS), which defines the maxi-
mum output voltage excursion for a full code input transition, is
defined as twice the voltage difference between the VREFHI and
VREFLO inputs.
Operating Modes, Control Logic and DAC Latches
Control logic included on the AD8380 chip facilitates channel
loading in ascending or descending order (for image mirroring),
data loading on rising or falling clock edges (for even/odd word
loading), and addressing and loading individual channels (for
system testing or debugging). The on-chip logic makes it easy to
build systems requiring more than six drive channels per color.
DAC latches are of a two-stage master-slave design that guaran-
tees all channel outputs are updated simultaneously.
相關PDF資料 |
PDF描述 |
|---|---|
| AD8381 | Fast, High Voltage Drive, 6-Channel Output DecDriverTM Decimating LCD Panel Driver |
| AD8381AST | Fast, High Voltage Drive, 6-Channel Output DecDriverTM Decimating LCD Panel Driver |
| AD8381AST-REEL | Fast, High Voltage Drive, 6-Channel Output DecDriverTM Decimating LCD Panel Driver |
| AD8390 | Low Power, High Output Current Differential Amplifier |
| AD8390ACP-EVAL | Low Power, High Output Current Differential Amplifier |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD8380JSZ | 制造商:Analog Devices 功能描述:LCD DRVR 3.3V/5V/12V/15V/18V 44-Pin MQFP |
| AD8381 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Fast, High Voltage Drive, 6-Channel Output DecDriverTM Decimating LCD Panel Driver |
| AD8381AST | 制造商:AD 制造商全稱:Analog Devices 功能描述:Fast, High Voltage Drive, 6-Channel Output DecDriverTM Decimating LCD Panel Driver |
| AD8381AST-REEL | 制造商:AD 制造商全稱:Analog Devices 功能描述:Fast, High Voltage Drive, 6-Channel Output DecDriverTM Decimating LCD Panel Driver |
| AD8381-EB | 制造商:Analog Devices 功能描述:LCD DRVR 9 TO 18V - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。