參數(shù)資料
型號: AD8134ACPZ-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 4/20頁
文件大小: 0K
描述: IC OPAMP DIFF TRPL LDIST 24LFCSP
標準包裝: 1
放大器類型: 差分
電路數(shù): 3
輸出類型: 差分
轉換速率: 1600 V/µs
-3db帶寬: 450MHz
電流 - 輸入偏壓: 67µA
電壓 - 輸入偏移: 4000µV
電流 - 電源: 31mA
電流 - 輸出 / 通道: 90mA
電壓 - 電源,單路/雙路(±): 4.5 V ~ 12 V,±2.25 V ~ 6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-VFQFN 裸露焊盤,CSP
供應商設備封裝: 24-LFCSP-VQ(4x4)
包裝: 標準包裝
其它名稱: AD8134ACPZ-REEL7DKR
AD8134
Rev. A | Page 12 of 20
THEORY OF OPERATION
Each differential driver in the AD8134 differs from a
conventional op amp in that it has two outputs whose voltages
move in opposite directions. Like an op amp, it relies on high
open-loop gain and negative feedback to force these outputs to
the desired voltages. The AD8134 drivers make it easy to
perform single-ended-to-differential conversion, common-
mode level-shifting, and amplification of differential signals.
Previous differential drivers, both discrete and integrated
designs, are based on using two independent amplifiers and two
independent feedback loops, one to control each of the outputs.
When these circuits are driven from a single-ended source, the
resulting outputs are typically not well balanced. Achieving a
balanced output has typically required exceptional matching of
the amplifiers and feedback networks.
DC common-mode level-shifting has also been difficult with
previous differential drivers. Level-shifting has required the use
of a third amplifier and feedback loop to control the output
common-mode level. Sometimes, the third amplifier has also
been used to attempt to correct an inherently unbalanced
circuit. Excellent performance over a wide frequency range has
proven difficult with this approach.
Each of the AD8134 drivers uses two feedback loops to
separately control the differential and common-mode output
voltages. The differential feedback, set by the internal resistors,
controls the differential output voltage only. The internal
common-mode feedback loop controls the common-mode
output voltage only. This architecture makes it easy to
arbitrarily set the output common-mode level by simply
applying a voltage to the VOCM input. The output common-
mode voltage is forced, by internal common-mode feedback, to
equal the voltage applied to the VOCM input, without affecting the
differential output voltage. The VOCM inputs are not available to
the user but are internally connected to the sync-on-common-
mode circuitry.
The AD8134 architecture results in outputs that are highly
balanced over a wide frequency range without requiring
external components or adjustments. The common-mode
feedback loop forces the signal component of the output
common-mode voltage to be zeroed. The result is nearly
perfectly balanced differential outputs of identical amplitude
that are exactly 180° apart in phase.
DEFINITION OF TERMS
Differential Voltage
Differential voltage refers to the difference between two node
voltages that are balanced with respect to each other. For
example, in Figure 30, the output differential voltage (or
equivalently output differential mode voltage) is defined as
VOUT, dm = (VOP VON)
Common-mode voltage refers to the average of two node
voltages with respect to a common reference. The output
common-mode voltage is defined as
2
)
(
,
ON
OP
cm
OUT
V
+
=
Output Balance
Output balance is a measure of how well the differential output
signals are matched in amplitude and how close they are to
exactly 180° apart in phase. Balance is easily determined by
placing a well-matched resistor divider between the differential
output voltage nodes and comparing the magnitude of the
signal at the divider’s midpoint with the magnitude of the
differential signal. By this definition, output balance error is the
magnitude of the change in output common-mode voltage
divided by the magnitude of the change in output differential-
mode voltage in response to a differential input signal
dm
OUT
cm
OUT
V
Error
Balance
Output
,
Δ
=
ANALYZING AN APPLICATION CIRCUIT
The AD8134 uses high open-loop gain and negative feedback
to force its differential and common-mode output voltages to
minimize the differential and common-mode input error
voltages. The differential input error voltage is defined as the
voltage between the differential inputs labeled VAP and VAN in
Figure 30. For most purposes, this voltage can be assumed to be
zero. Similarly, the difference between the actual output
common-mode voltage and the voltage applied to VOCM can also
be assumed to be zero. Starting from these two assumptions,
any application circuit can be analyzed.
CLOSED-LOOP GAIN
The differential mode gain of the circuit in Figure 30 can be
described by
2
=
G
F
IN,dm
OUT,dm
R
V
where RF = 1.5 kΩ and RG = 750 Ω nominally.
RG
VAP
VAN
VIP
VIN
+
VIN, dm
VOCM
VON
VOP
VOUT, dm
RG
RF
RL, dm
04770-
005
Figure 30. Circuit Definitions
相關PDF資料
PDF描述
P6KE160CA-E3/73 TVS 600W 160V 5% BIDIR AXIAL
RW2S0DA47R0JET RES POWER 47 OHM 2W 5% SMD
SST 4 FUSE 4A 125V 6125 SLOW SST
CLT-145-02-L-D CONN RCPT 90POS DUAL 2MM SMD
P6KE150CA-E3/73 TVS 600W 150V 5% BIDIR AXIAL
相關代理商/技術參數(shù)
參數(shù)描述
AD8137 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultralow Power, Low Distortion
AD8137_05 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power 12-Bit Differential ADC Driver
AD8137_12 制造商:AAVID 制造商全稱:AAVID 功能描述:Low Cost, Low Power, Differential ADC Driver
AD8137ACP 制造商:Analog Devices 功能描述:LOW COST 10-12 BIT DIFFERENTIAL ADC DRIVER - Bulk
AD8137AR 制造商:Analog Devices 功能描述:LOW COST 10-12 BIT DIFFERENTIAL ADC DRIVER - Bulk