- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10520 > AD7986BCPZ (Analog Devices Inc)IC ADC 18BIT 2MSPS SAR 20LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7986BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 14/28頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 18BIT 2MSPS SAR 20LFCSP |
| 產(chǎn)品培訓(xùn)模塊： | Motor Control |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 18 |
| 采樣率（每秒）： | 2M |
| 數(shù)據(jù)接口： | MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 34mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 20-LFCSP-VQ |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 1 個(gè)差分，雙極 |
| 產(chǎn)品目錄頁(yè)面： | 780 (CN2011-ZH PDF) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
AD7986
Rev. B | Page 21 of 28
CS MODE, 4-WIRE WITHOUT BUSY INDICATOR
This mode is usually used when multiple AD7986 devices are
connected to an SPI-compatible digital host.
A connection diagram example using two AD7986 devices is
shown in Figure 29, and the corresponding timing is given in
With SDI high, a rising edge on CNV initiates a conversion, selects
the CS mode, and forces SDO to high impedance. In this mode,
CNV must be held high during the conversion phase and the
subsequent data readback. (If SDI and CNV are low, SDO is
driven low.) Prior to the minimum conversion time, SDI can be
used to select other SPI devices, such as analog multiplexers,
but SDI must be returned high before the minimum conversion
time elapses and then held high for the maximum possible
conversion time to avoid the generation of the busy signal
indicator. When the conversion is complete, the AD7986 enters
the acquisition phase and powers down. Each ADC result can
be read by bringing its SDI input low, which consequently
outputs the MSB onto SDO. The remaining data bits are then
clocked by subsequent SCK falling edges. The data is valid on
both SCK edges. Although the rising edge can be used to capture
the data, a digital host using the SCK falling edge allows a faster
reading rate, provided that it has an acceptable hold time. After
the 18th SCK falling edge, SDO returns to high impedance and
another AD7986 can be read.
AD7986
SDI
SDO
CNV
SCK
CONVERT
DATA IN
CLK
DIGITAL HOST
CS1
CS2
AD7986
SDI
SDO
CNV
SCK
07956-
022
Figure 29. CS Mode, 4-Wire Without Busy Indicator Connection Diagram
ACQUISITION (n)
ACQUISITION
(n + 1)
ACQUISITION
(n – 1)
1
2
BEGIN DATA (n – 1)
CONVERSION (n)
END DATA (n – 1)
SCK
CNV
SDO
16
17
CONVERSION (n – 1)
END DATA (n – 2)
0
tCYC
tCONV
tDATA
tACQ
tCONV
tDATA
(I/O QUIET
TIME)
(I/O QUIET
TIME)
18
16
17
18
1
17
16
15
2
0
1
2
SDI
(QUIET
TIME)
tHSDICNV
tSSDICNV
tEN
tHSDO
tSCK
tDIS
tHSDO
tQUIET
tDSDO
07956-
120
Figure 30. CS Mode, 4-Wire Without Busy Indicator Serial Interface Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-J6J-MY-F3 | CONVERTER MOD DC/DC 36V 50W |
| VI-J6H-MY-F1 | CONVERTER MOD DC/DC 52V 50W |
| VI-J60-MY-F2 | CONVERTER MOD DC/DC 5V 50W |
| VI-J5F-MY-F2 | CONVERTER MOD DC/DC 72V 50W |
| VI-J5D-MY-F4 | CONVERTER MOD DC/DC 85V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7986BCPZ-RL7 | 功能描述:IC ADC 18BIT 2MSPS SAR 20LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD7986BCPZ-U1 | 制造商:Analog Devices 功能描述:16-BIT, 10MSPS PULSAR DIFFERENTIAL ADC - Rail/Tube |
| AD7986XCPZ-U1 | 制造商:Analog Devices 功能描述:16-BIT, 10MSPS PULSAR DIFFERENTIAL ADC - Rail/Tube |
| AD7988-1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit Lower Power |
| AD7988-1_1208 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit Lower Power PulSAR ADCs in MSOP/LFCSP (QFN) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。