- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10133 > AD7983BRMZ-RL7 (Analog Devices Inc)IC ADC 16BIT 1.33MSPS 10MSOP PDF資料下載
參數(shù)資料
| 型號： | AD7983BRMZ-RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/24頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT 1.33MSPS 10MSOP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 系列： | PulSAR® |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 1.33M |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 12mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-TFSOP，10-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 10-MSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個(gè)差分，單極 |
AD7983
Rev. A | Page 22 of 24
CHAIN MODE WITH BUSY INDICATOR
This mode can also be used to daisy-chain multiple AD7983s
on a 3-wire serial interface while providing a busy indicator.
This feature is useful for reducing component count and wiring
connections, for example, in isolated multiconverter applications or
for systems with a limited interfacing capacity. Data readback is
analogous to clocking a shift register.
A connection diagram example using three AD7983s is shown
in Figure 36, and the corresponding timing is given in Figure 37.
When SDI and CNV are low, SDO is driven low. With SCK
high, a rising edge on CNV initiates a conversion, selects the
chain mode, and enables the busy indicator feature. In this
mode, CNV is held high during the conversion phase and the
subsequent data readback. When all ADCs in the chain have
completed their conversions, the SDO pin of the ADC closest
to the digital host (see the AD7983 ADC labeled C in Figure 36)
is driven high. This transition on SDO can be used as a busy
indicator to trigger the data readback controlled by the digital
host. The AD7983 then enters the acquisition phase and goes
into standby mode. The data bits stored in the internal shift
register are clocked out, MSB first, by subsequent SCK falling
edges. For each ADC, SDI feeds the input of the internal shift
register and is clocked by the SCK falling edge. Each ADC in the
chain outputs its data MSB first, and 16 × N + 1 clocks are required
to readback the N ADCs. Although the rising edge can be used
to capture the data, a digital host using the SCK falling edge
allows a faster reading rate and, consequently, more AD7983s in
the chain, provided the digital host has an acceptable hold time.
AD7983
C
SDO
SDI
DATA IN
IRQ
DIGITAL HOST
CONVERT
CLK
CNV
SCK
AD7983
B
SDO
SDI
CNV
SCK
AD7983
A
SDO
SDI
CNV
SCK
06
97
4-
02
2
Figure 36. Chain Mode with Busy Indicator Connection Diagram
tCONV
tCYC
tSSDISCK
tSCKH
tSCK
tHSDISCK
tACQ
tDSDOSDI
tDSDODSI
ACQUISITION
tSSCKCNV
ACQUISITION
tSCKL
CONVERSION
tHSCKCNV
SCK
CNV = SDIA
SDOA = SDIB
SDOB = SDIC
SDOC
tEN
DA15
DA14
DA13
DB15
DB14
DB13
DC15
DC14
DC13
DB1DB0DA15
DA14
DA1DA0
DC1DC0DB15
DB14
DA0
DA1
DB0
DB1DA14
DA15
DA1DA0
tHSDO
12
3
15
16
17
4
18
19
31
32
333435
47
48
49
tDSDO
tDSDOSDI
0697
4-
023
Figure 37. Chain Mode with Busy Indicator Serial Interface Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT7202LA20P | IC FIFO ASYNCH 1KX9 20NS 28DIP |
| ADM237LJNZ | IC TXRX RS-232 5:3 5V LP 24-DIP |
| AD7983BCPZ-RL | IC ADC 16BIT 1.33MSPS 10LFCSP |
| LT1032CSW | IC LINE DRIVR LOWPWR QUAD 16SOIC |
| IDT7202LA25TPI | IC FIFO ASYNCH 1KX9 25NS 28DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7984 | 制造商:AD 制造商全稱:Analog Devices 功能描述:18-Bit, 1.33 MSPS PulSAR 10.5 mW ADC in MSOP/QFN |
| AD79841 | 制造商:AD 制造商全稱:Analog Devices 功能描述:18-Bit, 2 MSPS PulSAR 15 mW ADC in LFCSP (QFN) |
| AD7984BCPZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:18-Bit, 1.33 MSPS PulSAR 10.5 mW ADC in MSOP/QFN |
| AD7984BCPZ-R2 | 制造商:Analog Devices 功能描述: |
| AD7984BCPZ-RL | 功能描述:IC ADC 18BIT 1.33MSPS 10LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。