- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10675 > AD7942BRMZ (Analog Devices Inc)IC ADC 14BIT 250KSPS 10-MSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7942BRMZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 14BIT 250KSPS 10-MSOP |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 系列： | PulSAR® |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 250k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 1.25mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-TFSOP，10-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 10-MSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個(gè)偽差分，單極 |
| 產(chǎn)品目錄頁面： | 780 (CN2011-ZH PDF) |
| 配用： | EVAL-AD7942CB-ND - BOARD EVALUATION FOR AD7942 |
AD7942
Rev. B | Page 20 of 2
4
CS Mode 4-Wire with Busy Indicator
This mode is most often used when a single AD7942 is
connected to an SPI-compatible digital host with an interrupt
input and to keep CNV (which is used to sample the analog
input) independent of the signal used to select the data reading.
This requirement is particularly important in applications where
low jitter on CNV is desired. The connection diagram is shown
in Figure 36 and the corresponding timing diagram is given in
With SDI high, a rising edge on CNV initiates a conversion,
selects the CS mode, and forces SDO to high impedance. In this
mode, CNV must be held high during the conversion phase and
the subsequent data readback (if SDI and CNV are low, SDO is
driven low). Prior to the minimum conversion time, SDI can be
used to select other SPI devices, such as analog multiplexers,
but SDI must be returned low before the minimum conversion
time elapses and held low until the maximum conversion time
is completed to guarantee the generation of the busy signal
indicator. When the conversion is complete, SDO goes from
high impedance to low. With a pull-up on the SDO line this
transition can be used as an interrupt signal to initiate the data
readback controlled by the digital host. The AD7942 then enters
the acquisition phase and powers down. The data bits are then
clocked out, MSB first, by subsequent SCK driving edges. The
data is valid on both SCK edges. Although the rising edge can
be used to capture the data, a digital host also using the SCK
falling edge allows a faster reading rate, provided it has an
acceptable hold time. After the optional 15th SCK falling edge
or SDI going high, whichever is earlier, the SDO returns to high
impedance.
CNV
SCK
SDO
SDI
DATA IN
IRQ
CLK
CONVERT
CS1
VIO
DIGITAL HOST
AD7942
04
65
7-
03
6
47
Figure 36. CS Mode 4-Wire with Busy Indicator Connection Diagram
SDO
D13
D12
D1
D0
tDIS
SCK
1
2
3
131415
tSCK
tSCKL
tSCKH
tHSDO
tDSDO
tEN
CONVERSION
ACQUISITION
tCONV
tCYC
tACQ
ACQUISITION
SDI
CNV
tSSDICNV
tHSDICNV
04
65
7-
03
7
Figure 37. CS Mode 4-Wire with Busy Indicator, Serial Interface Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL4223EIRZ | IC TXRX 2TX/2RX 3V RS-232 20-QFN |
| DP83848CVV/NOPB | IC TXRX ETHERNET PHYTER 48-LQFP |
| VI-21W-MX | CONVERTER MOD DC/DC 5.5V 75W |
| VI-2TH-IX-B1 | CONVERTER MOD DC/DC 52V 75W |
| AD7924BRUZ | IC ADC 12BIT 4CH W/SEQ 16TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7942BRMZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 250 kSPS PulSAR, Pseudo Differential ADC in MSOP/QFN |
| AD7942BRMZ-RL7 | 功能描述:IC ADC 14BIT 250KSPS 10-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| AD7942BRMZ-RL71 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 250 kSPS PulSAR, Pseudo Differential ADC in MSOP/QFN |
| AD7943 | 制造商:AD 制造商全稱:Analog Devices 功能描述:+3.3 V/+5 V Multiplying 12-Bit DACs |
| AD7943AN-B | 制造商:Rochester Electronics LLC 功能描述:SERIAL 12-BIT IOUT DAC-IC - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。