參數(shù)資料
型號(hào): AD7877WACPZ-REEL7
廠商: Analog Devices Inc
文件頁(yè)數(shù): 16/45頁(yè)
文件大小: 0K
描述: IC CTRLR TOUCH SCREEN 32LFCSP
標(biāo)準(zhǔn)包裝: 1
類型: 電阻
觸摸面板接口: 4 線
輸入數(shù)/鍵: 1 TSC
分辨率(位): 12 b
評(píng)估套件: 可供
數(shù)據(jù)接口: 串行,SPI?
數(shù)據(jù)速率/采樣率 (SPS,BPS): 125k
電壓基準(zhǔn): 外部,內(nèi)部
電源電壓: 2.7 V ~ 5.25 V
電流 - 電源: 1µA
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 32-LFCSP-VQ(5x5)
包裝: 標(biāo)準(zhǔn)包裝
其它名稱: AD7877WACPZ-REEL7DKR
AD7877
Data Sheet
Rev. D | Page 22 of 44
STOPACQ Polarity (Control Register 2, Bit[3])
This bit should be set according to the polarity of the signal
applied to the STOPACQ pin. If that signal is active high, that
is, no acquisitions should occur during the high period of the
signal, then the POL bit should be set to 1. If the signal is active
low, then the POL bit should be 0. The default value for POL is 0.
First Conversion Delay (Control Register 2, Bits[5:4])
The first conversion delay (FCD) bits in Control Register 2
program a delay of 500 ns (default), 128 s, 1.024 ms, or 8.19 ms
before the first conversion, to allow the ADC time to power up.
This delay also occurs before conversion of the X and Y coordi-
nate channels, to allow extra time for screen settling, and after
the last conversion in a sequence, to precharge PENIRQ. If the
signal on the STOPACQ pin is being monitored and goes active
during the FCD, it is ignored until after the FCD period.
Table 8. First Conversion Delay Selection
FCD1
FCD
Function
0
1 clock delay (500 ns)
0
1
256 clock delays (128 s)
1
0
2048 clock delays (1.024 ms)
1
16,384 clock delays (8.19 ms)
Power Management (Control Register 2, Bits[7:6])
The power management (PM) bits in Control Register 2 allow
the power management features of the ADC to be programmed.
If the PM bits are 00, the ADC is powered down permanently.
This overrides any setting of the mode bits in Control Register 1.
If the PM bits are 01, the ADC and the reference both power
down when the ADC is not converting. If the PM bits are 10,
the ADC and reference are powered up continuously. If the PM
bits are 11, the ADC, but not the reference, powers down when
the ADC is not converting. If the AD7879 is in full power mode
(PM=10), the master sequencer should not be used. PM bits
must be set to 01 or 11 when using the master sequencer.
Table 9. Power Management Selection
PM1
PM0
Function
0
Power down continuously (default)
0
1
Power down ADC and reference when
ADC is not converting (powers up with
FCD at start of a conversion)
1
0
Powered up continuously
1
Power down ADC when ADC is not
converting (powers up with FCD at start
of conversion)
Acquisition Time (Control Register 2, Bits[9:8])
The ACQ bits in Control Register 2 allow the selection of
acquisition times for the ADC of 2 s (default), 4 s, 8 s, or
16 s. The user can program the ADC with an acquisition time
suitable for the type of signal being sampled. For example,
signals with large RC time constants can require longer
acquisition times.
Table 10. Acquisition Time Selection
ACQ1
ACQ0
Function
0
4 clock periods (2 s)
0
1
8 clock periods (4 s)
1
0
16 clock periods (8 s)
1
32 clock periods (16 s)
Averaging (Control Register 2, Bits[11:10])
Signals from touch screens can be extremely noisy. The AVG
bits in Control Register 2 allow multiple conversions to be
performed on each input channel and averaged to reduce noise.
A single conversion can be selected (no averaging), which is the
default, or 4, 8, or 16 conversions can be averaged. Only the
final averaged result is written into the results register.
Table 11. Averaging Selection
AVG1
AVG0
Function
0
ADC performs 1 average per channel
0
1
ADC performs 4 averages per channel
1
0
ADC performs 8 averages per channel
1
ADC performs 16 averages per channel
SEQUENCER REGISTERS
There are two sequencer registers on the AD7877. Sequencer
Register 0 controls the measurements performed during a slave
mode sequence. Sequencer Register 1 controls the measure-
ments performed during a master mode sequence.
To include a measurement in a slave mode or master mode
sequence, the relevant bit must be set in Sequencer Register 0 or
Sequencer Register 1. Setting Bit 11 includes a measurement on
ADC Channel 0 in the sequence, which is the Y positional
measurement. Setting Bit 10 includes a measurement on ADC
Channel 1 (X+ measurement), and so on, through Bit 1 for
Channel 10. Figure 37 illustrates the correspondence between
the bits in the sequencer registers and the various measure-
ments. Bit 0 in both sequencer registers is not used. See also the
03796-015
Y+
X+
Z2
AUX
1
AUX
2
AUX
3
BAT
1
BAT
2
TEMP
1
TEMP
2
Z1
NOT
USED
11
0
Figure 37. Sequencer Register
相關(guān)PDF資料
PDF描述
AD7878KPZ IC ADC 12BIT W/DSP INT 28-PLCC
AD7880CR IC ADC 12BIT MONO LP 24-SOIC
AD7884BQ IC ADC 16BIT SAMPLING HS 40-CDIP
AD7886JD IC ADC 12BIT SAMPLING HS 28-CDIP
AD7887ARZ-REEL IC ADC 12BIT 2CHAN SRL 8SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7878 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Complete 12-Bit 100 kHz Sampling ADC with DSP Interface
AD7878AQ 制造商:Rochester Electronics LLC 功能描述:COMPLETE 12 BIT ADC IC - Bulk
AD7878BQ 功能描述:IC ADC 12BIT W/DSP INT 28-CDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類型:2 個(gè)單端,單極
AD7878JN 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 12-bit Parallel 28-Pin PDIP W 制造商:Rochester Electronics LLC 功能描述:COMPLETE 12 BIT ADC IC - Bulk 制造商:Analog Devices 功能描述:LC2MOS Complete 12-Bit 100 kHz Sampling ADC with DSP Interface
AD7878JNZ 功能描述:IC ADC 12BIT W/DSP INT 28-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極