參數(shù)資料
型號: AD7846KPZ-REEL
廠商: Analog Devices Inc
文件頁數(shù): 3/24頁
文件大?。?/td> 0K
描述: IC DAC 16BIT LC2MOS VOUT 28PLCC
產(chǎn)品培訓模塊: Data Converter Fundamentals
DAC Architectures
標準包裝: 750
設置時間: 7µs
位數(shù): 16
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 雙 ±
功率耗散(最大): 100mW
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 28-LCC(J 形引線)
供應商設備封裝: 28-PLCC(11.51x11.51)
包裝: 帶卷 (TR)
輸出數(shù)目和類型: 1 電壓,單極;1 電壓,雙極
采樣率(每秒): 143k
AD7846
Rev. G | Page 11 of 24
CIRCUIT DESCRIPTION
DIGITAL SECTION
Figure 20 shows the digital control logic and on-chip data latches
in the AD7846. Table 7 is the associated truth table. The digital-
to-analog converter (DAC) has two latches that are controlled
by four signals: CS, R/W, LDAC, and CLR. The input latch is
connected to the data bus (DB15 to DB0). A word is written to
the input latch by bringing CS low and R/W low. The contents
of the input latch can be read back by bringing CS low and R/W
high. This feature is called readback and is used in system
diagnostic and calibration routines.
Data is transferred from the input latch to the DAC latch with
the LDAC strobe. The equivalent analog value of the DAC latch
contents appears at the DAC output. The CLR pin resets the
DAC latch contents to 000…000 or 100…000, depending on the
state of R/W. Writing a CLR loads 000…000 and reading a CLR
loads 100…000. To reset a DAC to 0 V in a unipolar system, the
user should assert CLR while R/W is low; to reset to 0 V in a
bipolar system, assert the CLR while R/W is high.
R/W
CLR
CS
DB15
DB0
16
DAC
DB15 RST
DB15 SET
DB14 TO DB0
RST
3-STATE I/O
LATCH
DB15 TO DB0
LATCHES
LDAC
0
849
0-
0
20
Figure 20. Input Control Logic
Table 7. Control Logic Truth Table
CS
R/W
LDAC
CLR
Function
1
X
3-state DAC I/O latch in high-Z state
0
X
DAC I/O latch loaded with DB15
to DB0
0
1
X
Contents of DAC I/O latch available
on DB15 to DB0
X
0
1
Contents of DAC I/O latch transferred
to DAC latch
X
0
X
0
DAC latch loaded with 000…000
X
1
X
0
DAC latch loaded with 100…000
DIGITAL-TO-ANALOG CONVERSION
Figure 21 shows the digital-to-analog section of the AD7846.
There are three DACs, each of which has its own buffer
amplifiers. DAC1 and DAC2 are 4-bit DACs. They share a
16-resistor string but have their own analog multiplexers. The
voltage reference is applied to the resistor string. DAC3 is a
12-bit voltage mode DAC with its own output stage.
The four MSBs of the 16-bit digital code drive DAC1 and DAC2,
and the 12 LSBs control DAC3. Using DAC1 and DAC2, the
MSBs select a pair of adjacent nodes on the resistor string and
present that voltage to the positive and negative inputs of
DAC3. This DAC interpolates between these two voltages to
produce the analog output voltage.
To prevent nonmonotonicity in the DAC due to amplifier offset
voltages, DAC1 and DAC2 leap along the resistor string. For
example, when switching from Segment 1 to Segment 2, DAC1
switches from the bottom of Segment 1 to the top of Segment 2
while DAC2 stays connected to the top of Segment 1. The code
driving DAC3 is automatically complemented to compensate
for the inversion of its inputs. This means that any linearity
effects due to amplifier offset voltages remain unchanged when
switching from one segment to the next and 16-bit monotonicity is
ensured if DAC3 is monotonic. Thus, 12-bit resistor matching
in DAC3 guarantees overall 16-bit monotonicity. This is much
more achievable than 16-bit matching, which a conventional
R-2R structure needs.
相關(guān)PDF資料
PDF描述
LTC2704IGW-12#PBF IC DAC 12BIT QUAD VOUT 44-SSOP
AD7228ACP IC DAC 8BIT OCTAL W/AMP 28-PLCC
AD5764RBSUZ-REEL7 IC DAC QUAD 16BIT VOUT 32-TQFP
VE-BNK-MU-S CONVERTER MOD DC/DC 40V 200W
VI-263-IV CONVERTER MOD DC/DC 24V 150W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7846SD/883B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter
AD7846SE/883B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter
AD7846SQ/883B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter
AD7847 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Complete, Dual 12-Bit MDACs
AD7847AN 功能描述:IC DAC 12BIT MULT DUAL 24-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應商設備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k