參數(shù)資料
型號(hào): AD7829
廠商: Analog Devices, Inc.
英文描述: 8-Channel Sampling ADCs(2MSPS,8通道采樣8位A/D轉(zhuǎn)換器)
中文描述: 8通道采樣ADC(2MSPS,8通道采樣8位的A / D轉(zhuǎn)換器)
文件頁數(shù): 6/20頁
文件大小: 238K
代理商: AD7829
AD7822/AD7825/AD7829
–6–
REV. 0
T E RMINOLOGY
Signal-to-(Noise + Distortion) Ratio
T his is the measured ratio of signal to (noise + distortion) at the
output of the A/D converter. T he signal is the rms amplitude of
the fundamental. Noise is the rms sum of all nonfundamental
signals up to half the sampling frequency (f
S
/2), excluding dc.
T he ratio is dependent upon the number of quantization levels
in the digitization process; the more levels, the smaller the quan-
tization noise. T he theoretical signal-to-(noise + distortion)
ratio for an ideal N-bit converter with a sine wave input is given
by:
Signal-to
-(
Noise
+
Distortion
) = (6.02
N
+ 1.76)
dB
T hus, for an 8-bit converter, this is 50 dB.
T otal Harmonic Distortion
T otal harmonic distortion (T HD) is the ratio of the rms sum of
harmonics to the fundamental. For the AD7822/AD7825/AD7829
it is defined as:
THD
(
dB
)
=
20 log
V
2
2
+
V
3
2
+
V
4
V
1
2
+
V
5
2
+
V
6
2
where
V
1
is the rms amplitude of the fundamental and
V
2
,
V
3
,
V
4
,
V
5
and
V
6
are the rms amplitudes of the second through the
sixth harmonics.
Peak Harmonic or Spurious Noise
Peak harmonic or spurious noise is defined as the ratio of the
rms value of the next largest component in the ADC output
spectrum (up to f
S
/2 and excluding dc) to the rms value of the
fundamental. Normally, the value of this specification is deter-
mined by the largest harmonic in the spectrum, but for parts
where the harmonics are buried in the noise floor, it will be a
noise peak.
Intermodulation Distortion
With inputs consisting of sine waves at two frequencies, fa and
fb, any active device with nonlinearities will create distortion
products at sum and difference frequencies of mfa
±
nfb where
m, n = 0, 1, 2, 3, etc. Intermodulation terms are those for which
neither m nor n are equal to zero. For example, the second
order terms include (fa + fb) and (fa – fb), while the third order
terms include (2fa + fb), (2fa – fb), (fa + 2fb) and (fa – 2fb).
T he AD7822/AD7825/AD7829 are tested using the CCIF
standard where two input frequencies near the top end of the
input bandwidth are used. In this case, the second and third
order terms are of different significance. T he second order terms
are usually distanced in frequency from the original sine waves
while the third order terms are usually at a frequency close to
the input frequencies. As a result, the second and third order
terms are specified separately. T he calculation of the intermodula-
tion distortion is as per the T HD specification where it is the
ratio of the rms sum of the individual distortion products to the
rms amplitude of the fundamental expressed in dBs.
Channel-to-Channel Isolation
Channel-to-channel isolation is a measure of the level of crosstalk
between channels. It is measured by applying a full-scale 20 kHz
sine wave signal to one input channel and determining how
much that signal is attenuated in each of the other channels.
T he figure given is the worst case across all four or eight chan-
nels of the AD7825 and AD7829 respectively.
Relative Accuracy
Relative accuracy or endpoint nonlinearity is the maximum
deviation from a straight line passing through the endpoints of
the ADC transfer function.
Differential Nonlinearity
T he difference between the measured and the ideal 1LSB change
between any two adjacent codes in the ADC.
Offset E rror
T he deviation of the 128th code transition (01111111) to
(10000000) from the ideal, i.e., V
MID
.
Offset E rror Match
T he difference in offset error between any two channels.
Zero-Scale E rror
T he deviation of the first code transition (00000000) to
(00000001) from the ideal, i.e., V
MID
–1.25 V + 1 LSB (V
DD
=
5 V
±
10%), or V
MID
– 1.0 V + 1 LSB (V
DD
= 3 V
±
10%).
Full-Scale E rror
T he deviation of the last code transition (11111110) to
(11111111) from the ideal, i.e., V
MID
+1.25 V – 1 LSB (V
DD
=
5 V
±
10%), or V
MID
+1.0 V – 1 LSB (V
DD
= 3 V
±
10%).
Gain E rror
T he deviation of the last code transition (1111 . . . 110) to
(1111 . . . 111) from the ideal, i.e., V
REF
– 1 LSB, after the
offset error has been adjusted out.
Gain E rror Match
T he difference in gain error between any two channels.
T rack/Hold Acquisition T ime
T he time required for the output of the track/hold amplifier to
reach its final value, within
±
1/2 LSB, after the point at which
the track/hold returns to track mode. T his happens approxi-
mately 120 ns after the falling edge of
CONVST
.
It also applies to situations where a change in the selected input
channel takes place or where there is a step input change on the
input voltage applied to the selected V
IN
input of the AD7822/
AD7825/AD7829. It means that the user must wait for the dura-
tion of the track/hold acquisition time after a channel change/step
input change to V
IN
before starting another conversion, to en-
sure that the part operates to specification.
PSR (Power Supply Rejection)
Variations in power supply will affect the full-scale transition,
but not the converter’s linearity. Power supply rejection is the
maximum change in the full-scale transition point due to a
change in power supply voltage from the nominal value.
CIRCUIT DE SCRIPT ION
T he AD7822 AD7825 and AD7829 consist of a track-and-hold
amplifier followed by a half-flash analog-to-digital converter.
T hese devices use a half-flash conversion technique where one
4-bit flash ADC is used to achieve an 8-bit result. T he 4-bit
flash ADC contains a sampling capacitor followed by fifteen
comparators that compare the unknown input to a reference
ladder to achieve a 4-bit result. T his first flash, i.e., coarse con-
version, provides the 4 MSBs. For a full 8-bit reading to be
realized, a second flash, i.e., a fine conversion, must be per-
formed to provide the 4 LSBs. T he 8-bit word is then placed on
the data output bus.
相關(guān)PDF資料
PDF描述
AD7823 8-Bit ADC in 8-Lead microSOIC/DIP(8位A/D轉(zhuǎn)換器)
AD7824 High Speed 4-Channel 8-Bit ADC(四通道LC2MOS高速8位A/D轉(zhuǎn)換器)
AD7834AN 2.35V-5.25V, 12 bit, 1MSPS, Serial ADC 6-SOT-23 -40 to 125
AD7834AR 2.35V-5.25V, 12 bit, 1MSPS, Serial ADC 6-SOT-23 -40 to 125
AD7834BN 2.35V-5.25V, 12 bit, 1MSPS, Serial ADC 6-SC70 -40 to 125
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7829-1 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 2 MSPS, 8-Bit, 8-Channel ADC
AD7829BN 制造商:Analog Devices 功能描述:ADC Single Semiflash 2Msps 8-bit Parallel 28-Pin PDIP W 制造商:Rochester Electronics LLC 功能描述:8-CHNL 2MSPS PARALLEL 8-BIT ADC I.C. - Bulk 制造商:Analog Devices 功能描述:IC 8BIT ADC 7829 DIP28
AD7829BNZ 制造商:Analog Devices 功能描述:ADC Single Semiflash 2Msps 8-bit Parallel 28-Pin PDIP W 制造商:Analog Devices 功能描述:IC 8BIT ADC 7829 DIP28
AD7829BNZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 2 MSPS, 8-Bit, 1-/4-/8-Channel Sampling ADCs
AD7829BR 制造商:Rochester Electronics LLC 功能描述:8-CHNL 2MSPS PARALLEL 8-BIT ADC I.C. - Bulk 制造商:Analog Devices 功能描述:IC 8-BIT ADC