
AD7822/AD7825/AD7829
–10–
REV. 0
CONVST
DB0-DB7
A0-A2
EOC
CS
RD
t
2
t
1
t
3
t
13
VALID DATA
ADDRESS CHANNEL y
TRACK CHx
TRACK CHx
HOLD CHx
TRACK CHy
HOLD CHy
120ns
Figure 12. Channel Hopping Timing
T here is a minimum time delay between the falling edge of
RD
and the next falling edge of the
CONVST
signal, t
13
. T his is the
minimum acquisition time required of the track-and-hold in
order to maintain 8-bit performance. Figure 13 shows the typi-
cal performance of the AD7825 when channel hopping for
various acquisition times. T hese results were obtained using an
external reference and internal V
MID
while channel hopping
between V
IN1
and V
IN4
with 0 V on Channel 4 and 0.5 V on
Channel 1.
ACQUISITION TIME – ns
8
5
500
10
200
E
100
50
40
30
20
15
7.5
7
6.5
6
5.5
8.5
Figure 13. Effective Number of Bits vs. Acquisition Time
for the AD7825
T he on-chip track-and-hold can accommodate input frequen-
cies to 10 MHz, making the AD7822, AD7825 and AD7829
ideal for subsampling applications. When the AD7825 is con-
verting a 10 MHz input signal at a sampling rate of 2 MSPS,
the effective number of bits typically remains above seven, cor-
responding to a signal-to-noise ratio of 42 dBs as shown in
Figure 14.
INPUT FREQUENCY – MHz
50
38
0.2
10
1
S
3
4
5
6
8
48
46
44
42
40
F
SAMPLE
= 2MHz
Figure 14. SNR vs. Input Frequency on the AD7825
POWE R-UP T IME S
T he AD7822/AD7825/AD7829 have a 1
μ
s power-up time
when using an external reference and a 25
μ
s power-up time
when using the on-chip reference. When V
DD
is first connected,
the AD7822, AD7825 and AD7829 are in a low current mode
of operation. In order to carry out a conversion the AD7822,
AD7825 and AD7829 must first be powered up. T he AD7829
is powered up by a rising edge on the
CONVST
pin and a con-
version is initiated on the falling edge of
CONVST
. Figure 15
shows how to power up the AD7829 when V
DD
is first con-
nected or after the AD7829 has been powered down using the
CONVST
pin when using either the on-chip, or an external,
reference. When using an external reference, the falling edge of
CONVST
may occur before the required power-up time has
elapsed; however, the conversion will not be initiated on the
falling edge of
CONVST
but rather at the moment when the
part has completely powered up, i.e., after 1
μ
s. If the falling
edge of
CONVST
occurs after the required power-up time has
elapsed, then it is upon this falling edge that a conversion is
initiated. When using the on-chip reference, it is necessary to
wait the required power-up time of approximately 25
μ
s before
initiating a conversion; i.e., a falling edge on
CONVST
may not
occur before the required power-up time has elapsed, when V
DD
is first connected or after the AD7829 has been powered down
using the
CONVST
pin as shown in Figure 15.
V
DD
t
POWER-UP
1
m
s
CONVST
V
DD
CONVST
t
POWER-UP
25
m
s
CONVERSION INITIATED HERE
CONVERSION INITIATED HERE
EXTERNAL REFERENCE
ON-CHIP REFERENCE
Figure 15. AD7829 Power-Up Time