shown in Table III. The internal" />
參數(shù)資料
型號(hào)： AD7808BRZ
廠(chǎng)商： Analog Devices Inc
文件頁(yè)數(shù)： 4/28頁(yè)
文件大?。?/td> 0K
描述： IC DAC 10BIT OCTAL SRL 24-SOIC
產(chǎn)品培訓(xùn)模塊： Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝： 31
設(shè)置時(shí)間： 1.5µs
位數(shù)： 10
數(shù)據(jù)接口： 串行
轉(zhuǎn)換器數(shù)目： 4
電壓電源： 模擬和數(shù)字
功率耗散（最大）： 99mW
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 24-SOIC（0.295"，7.50mm 寬）
供應(yīng)商設(shè)備封裝： 24-SOIC W
包裝： 管件
輸出數(shù)目和類(lèi)型： 8 電壓，雙極
采樣率（每秒）： 667k
產(chǎn)品目錄頁(yè)面： 785 (CN2011-ZH PDF)
AD7804/AD7805/AD7808/AD7809
REV. A
–12–
determined by MX1 and MX0 in the channel control register as
shown in Table III. The internal VDD/2 reference is provided at
the COMP pin. This internal reference can be overdriven with
an external reference thus providing the facility for two external
references.
AD7804/AD7808 POWER-UP CONDITIONS
When power is applied to the device, the device will come up in
standby mode where all the linear circuitry excluding the refer-
ence are switched off. Figure 8 shows the relevant default val-
ues for the system control register. Since a write to the system
control register is required to remove the standby condition the
only bits for which default conditions are applicable are
PD and
SSTBY. Figure 9 details the relevant default conditions for the
Channel Control Register.
PD
SSTBY
11
Figure 8. Default Conditions for System Control Register
on Power-Up
STBY
CLR
MX1
MX0
1
0
Figure 9. Default Conditions for Channel Control Register
on Power-Up
After power has been applied to the device the following proce-
dure should be followed to communicate and set up the device.
First, a write to the system control register is required to clear
the SSTBY bit and change the input coding scheme if required.
For example, to remove standby and set up offset binary input
coding 0060Hex should be written to the input register, if twos
complement coding is required 0020Hex should be written to
the input register. MD1 and MD0 are decoded in the input
register and this allows the data to be written to the system
control register.
Step two requires writing to the channel control register, which
allows individual control over each DAC in the package and
allows the VBIAS for the DAC to be selected as well as individual
DAC standby and clear functions. For example, if channel A is
to be configured for normal operation with internal reference
selected then 4110Hex should be written to the input register.
In the input register, the MD1 and MD0 bits are decoded in
association with the address bits to give access to the required
channel control register. The third and final step is to write data
to the selected DAC. To write half scale to channel A Main
DAC, 2200Hex should be written to the input register, the
MSB in the sixteen bit stream selects the Main DAC and the
next three bits address the DAC and the final 10 bits contain
the data. To write half scale to channel A Sub DAC, then A200
should be written to the input register. The flowchart in Figure
10 shows in graphic form the steps required in communicating
with the AD7804/AD7808.
WRITE TO SYSTEM
CONTROL REGISTER
WRITE TO CHANNEL
CONTROL REGISTER
SYSTEM
CONFIGURATION
CHANNEL
CONFIGURATION
DATA WRITE
N
Y
ALL CHANNELS
CONFIGURED
DATA LOADING
COMPLETE
WRITE TO SELECTED
MAIN OR SUB DAC
DATA REGISTERS
CHANGE
CHANNEL
CONFIGURATION
CHANGE
SYSTEM
CONFIGURATION
END
POWER-UP
Figure 10. Flowchart for Controlling the DAC Following
Power-Up
AD7805/AD7809 INTERFACE SECTION
The AD7805 and AD7809 are parallel data input devices and
contain both control registers and data registers. The system
control register has global control over all DACs in the package
while the channel control register allows control over individual
DACs in the package. Two data registers are also available, one
for the 10-bit Main DAC and the second for the 8-bit Sub
DAC. In the parallel mode,
CS and WR, in association with the
address pins, control the loading of data. Data is transferred
from the data register to the DAC register under the control of
the
LDAC signal. Only data contained in the DAC register deter-
mines the analog output of any DAC. The timing diagram for
10-bit parallel loading is shown in Figure 2. The MODE pin on
the device determines whether writing is to the data registers or
to the control registers. When MODE is at a logic one, writing
is to the data registers. In the next write to the data registers a
bit in the channel control register determines whether the Main
DAC or the Sub DAC is addressed. This means that to address
either the Main or the Sub DAC the
Main/Sub bit in the control
register has to be set appropriately before the data register write.
A logic zero on the mode pin enables writing to the control
register. Bit MD0 determines whether writing is to the system
control register or to the addressed channel control register.
Bringing the
CLR line low resets the DAC registers to one of
two known conditions depending on the coding scheme se-
lected. The hardware clear affects both the Main and Sub
DAC registers. With offset binary coding a clear sets the output
相關(guān)PDF資料
PDF描述
SI5367B-C-GQR IC CLOCK MULTIPLIER PROG 100TQFP
SI5365-C-GQR IC CLOCK MULTIPLIER PROG 100TQFP
IDT74FCT164245TPAG8 TRANSLATOR 16BIT BIDIR 48-TSSOP
LTC2604CGN#PBF IC DAC 16BIT QUAD R-R OUT 16SSOP
VE-20Y-MY-F2 CONVERTER MOD DC/DC 3.3V 33W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7808BRZ-REEL 功能描述:IC DAC 10BIT OCTAL SRL 24-SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-LCC（J 形引線(xiàn)） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k
AD7808BST 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:+3.3 V to +5 V Quad/Octal 10-Bit DACs(300.12 k)
AD7809 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:+3.3 V to +5 V Quad/Octal 10-Bit DACs
AD7809BST 制造商:Analog Devices 功能描述:DAC 8-CH 10-bit 44-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:OCTAL 10-BIT PARALLEL DAC I.C. - Bulk 制造商:Analog Devices 功能描述:IC 10-BIT DAC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*