- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8968 > AD7808BRZ (Analog Devices Inc)IC DAC 10BIT OCTAL SRL 24-SOIC PDF資料下載
參數(shù)資料
| 型號： | AD7808BRZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 3/28頁 |
| 文件大小： | 0K |
| 描述： | IC DAC 10BIT OCTAL SRL 24-SOIC |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 31 |
| 設(shè)置時(shí)間： | 1.5µs |
| 位數(shù)： | 10 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 99mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-SOIC W |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 8 電壓，雙極 |
| 采樣率（每秒）： | 667k |
| 產(chǎn)品目錄頁面： | 785 (CN2011-ZH PDF) |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7804/AD7805/AD7808/AD7809
–11–
REV. A
VBIAS can be the internal bandgap reference, the internal VDD/2
reference or the external REFIN as determined by MX1 and
MX0 in the channel control register. A second external refer-
ence can be used if required by overdriving the VDD/2 reference
which appears at the COMP pin.
System Standby (SSTBY)
This bit allows all the DACs in the package to be put into low
power mode simultaneously but the reference is not affected.
Writing a one to the SSTBY bit in the system control register
puts all DACs into standby mode. On writing a one to this bit
all linear circuitry is switched off and the DAC outputs are
connected through a high impedance to ground. The DACs come
out of standby mode when a 0 is written to the SSTBY bit.
System Clear Function (SCLR)
This function allows the user to clear the contents of all data
and DAC registers in software. Writing a one to the SCLR bit
in the control register clears the DAC’s outputs. A zero in this
bit position puts the DAC in normal operating mode. The out-
put of the Main DACs are cleared to one of two voltages de-
pending on the input coding used. If twos complement coding
is selected, then issuing a software clear will reset the output of
the Main DAC to midscale (VBIAS). If offset binary coding is
selected, the Main DAC output will be reset to VBIAS /16 follow-
ing the execution of a software clear. This system clear function
does not affect the Sub DAC; the Sub DAC data register retains
its value during a system software clear (SCLR).
AD7804/AD7808 CHANNEL CONTROL REGISTER (MD1 = 0,
MD0 = 1)
This register allows the user to have control over individual
DACs in the package. The control bits in this register include
the address bits for the selected DAC, standby (
STBY), indi-
vidual DAC clear (CLR) and multiplexer output selection
(MX1 and MX0). The function of these bits follows.
DAC Selection (A2, A1, A0)
Bits A2, A1 and A0 in the input registers are used to address a
specific DAC. Table IIa shows the selection table for the DACs
of the AD7804. Table IIb shows the selection table for the
DACs of the AD7808.
Table IIa. DAC Selection Table for the AD7804
A2
A1
A0
Function
X
0
DAC A Selected
X
0
1
DAC B Selected
X
1
0
DAC C Selected
X
1
DAC D Selected
Table IIb. DAC Selection Table for the AD7808
A2
A1
A0
Function
0
DAC A Selected
0
1
DAC B Selected
0
1
0
DAC C Selected
0
1
DAC D Selected
1
0
DAC E Selected
1
0
1
DAC F Selected
1
0
DAC G Selected
1
DAC H Selected
Standby (
STBY)
This bit allows the selected DAC in the package to be put into
low power mode. Writing a zero to the
STBY bit in the channel
control register puts the selected DAC into standby mode. On
writing a zero to this bit all linear circuitry is switched off and
the DAC output is connected through a high impedance to
ground. The DAC is returned to normal operation by writing a
one to the
STBY bit.
Software Clear Function (CLR)
This function allows the user to clear the contents of the se-
lected DAC’s data in software. Writing a one to the CLR bit in
the control register clears the DAC’s output. A zero in the CLR
bit position puts the DAC in normal operating mode. This
software CLR operation clears only the Main DAC, the con-
tents of the Sub DAC is unaffected by a CLR operation. The
output of the Main DAC can be cleared to one of two places
depending on the input coding used. An
LDAC pulse is re-
quired to activate the channel clear function and must be ap-
plied after the bit in the channel control register is set or reset. If
twos complement coding is selected, then issuing a software
clear will reset the output of the Main DAC to midscale (VBIAS).
If offset binary coding is selected, the Main DAC output will be
reset to VBIAS/16 following the execution of a software clear.
Multiplexer Selection (MX1, MX0)
These two bits are used to select the reference input for the
selected DAC. Table III shows the options available.
Table III. Multiplexer Output Selection
MX1
MX0
VBIAS
00
VDD/2
0
1
INTERNAL VREF
1
0
REFIN
1
Undetermined
AD7804/AD7808 SUB DAC DATA REGISTER
Figure 7 shows the loading sequence for writing to the data
registers of the DACs. DB15 determines whether writing is to
the Main or Sub DAC’s data register. A one in this position
selects the addressed Sub DAC’s data register. The Sub DAC is
8 bits wide and thus DB1 and DB0 of the 16-bit input word are
don’t cares when writing to the Sub DAC. This Sub DAC al-
lows the complete transfer function of each individual DAC to
be offset around the VBIAS point. This is achieved by either
adding or subtracting to the output of the Main DAC. This Sub
DAC has a span of
±V
BIAS/32 with 1/8-bit resolution. The
coding scheme for the Sub DAC is the same as that for the
Main DAC. With offset binary coding the transfer function for
the Sub DAC is
VBIAS
16
× (NB – 128)
256
where NB is the digital code written to the Sub DAC and varies
from 0 to 255.
With twos complement coding the transfer function for the Sub
DAC is
VBIAS
16
× NB
256
()
where NB is the digital code written to the Sub DAC and varies
from –128 to 127. VBIAS can be either the internal bandgap
reference, the internal VDD/2 reference or the external REFIN as
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SI5367B-C-GQR | IC CLOCK MULTIPLIER PROG 100TQFP |
| SI5365-C-GQR | IC CLOCK MULTIPLIER PROG 100TQFP |
| IDT74FCT164245TPAG8 | TRANSLATOR 16BIT BIDIR 48-TSSOP |
| LTC2604CGN#PBF | IC DAC 16BIT QUAD R-R OUT 16SSOP |
| VE-20Y-MY-F2 | CONVERTER MOD DC/DC 3.3V 33W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7808BRZ-REEL | 功能描述:IC DAC 10BIT OCTAL SRL 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD7808BST | 制造商:AD 制造商全稱:Analog Devices 功能描述:+3.3 V to +5 V Quad/Octal 10-Bit DACs(300.12 k) |
| AD7809 | 制造商:AD 制造商全稱:Analog Devices 功能描述:+3.3 V to +5 V Quad/Octal 10-Bit DACs |
| AD7809BST | 制造商:Analog Devices 功能描述:DAC 8-CH 10-bit 44-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:OCTAL 10-BIT PARALLEL DAC I.C. - Bulk 制造商:Analog Devices 功能描述:IC 10-BIT DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。