參數(shù)資料
型號: AD7760BSVZ-REEL
廠商: Analog Devices Inc
文件頁數(shù): 21/37頁
文件大?。?/td> 0K
描述: IC ADC 24BIT 2.5MSPS 64TQFP
標(biāo)準(zhǔn)包裝: 1,500
位數(shù): 24
采樣率(每秒): 2.5M
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 958mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝: 64-TQFP-EP(10x10)
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 1 個差分,單極;1 個差分,雙極
AD7760
Rev. A | Page 27 of 36
To obtain maximum performance from the AD7760, it is
advisable to drive the ADC with differential signals. Figure 53
shows how a bipolar, single-ended signal biased around ground
can drive the AD7760 with the use of an external op amp, such
as the AD8021.
A1
RIN
RFB
CFB
RIN
RM
CS
RFB
CFB
VIN
VIN
VIN+
AD8021
2R
R
0
4
975
-04
2
Figure 53. Single-Ended-to-Differential Conversion
The AD7760 employs a double-sampling front end, as shown in
Figure 54. For simplicity, only the equivalent input circuit for VIN+
is shown. The equivalent input circuitry for VIN is the same.
CS2
CPB2
SS4
SH4
CPA
SS2
SH2
CS1
CPB1
SS3
SH3
SS1
SH1
ANALOG
MODULATOR
VIN+
04
97
5-
0
43
Figure 54. Equivalent Input Circuit
Sampling Switches SS1 and SS3 are driven by ICLK, whereas
Sampling Switches SS2 and SS4 are driven by ICLK. When ICLK is
high, the analog input voltage is connected to CS1. On the falling
edge of ICLK, the SS1 and SS3 switches open and the analog input
is sampled on CS1. Similarly, when ICLK is low, the analog input
voltage is connected to CS2. On the rising edge of ICLK, the SS2
and SS4 switches open and the analog input is sampled
on CS2.
Capacitors CPA, CPB1, and CPB2 represent parasitic capacitances
that include the junction capacitances associated with the MOS
switches.
Table 9. Equivalent Component Values
Mode
CS1 (pF)
CS2 (pF)
CPA (pF)
CPB1/2 (pF)
Normal
51
12
20
Low Power
13
12
5
USING THE AD7760
The following is the recommended sequence for powering up
and using the AD7760:
1.
Apply power.
2.
Start the clock oscillator, applying MCLK.
3.
Take RESET low for a minimum of one MCLK cycle.
4.
Wait a minimum of two MCLK cycles after RESET has
been released.
5.
Write to Control Register 2 to power up the ADC and the
differential amplifier as required. The correct clock divider
(CDIV) ratio should be programmed at this time.
6.
Write to Control Register 1 to set the output data rate.
7.
Wait a minimum of five MCLK cycles after CS has been
released.
8.
Take SYNC low for a minimum of four MCLK cycles, if
required, to synchronize multiple parts.
Data can then be read from the part using the default filter,
offset, gain, and overrange threshold values. The conversion
data read is not valid, however, until the group delay of the filter
has elapsed. Once this has occurred, the DVALID bit read with
the data LSW is set, indicating that the data is indeed valid.
The user can then download a different filter if required (see the
Downloading a User-Defined Filter section). Values for gain,
offset, and overrange threshold registers can be written or read
at this stage.
相關(guān)PDF資料
PDF描述
AD7762BSVZ-REEL IC ADC 24BIT 625KSPS 64TQFP
AD7763BSVZ IC ADC 24BIT SRL 625KSPS 64TQFP
AD7764BRUZ-REEL7 IC ADC 24BIT S/D 312KSPS 28TSSOP
AD7765BRUZ-REEL7 IC ADC 24BIT S/D 156KSPS 28TSSOP
AD7766BRUZ-RL7 IC ADC 24BIT 128KSPS SAR 16TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7761BSTZ 功能描述:16 Bit Analog to Digital Converter 8 Input 8 Sigma-Delta 64-LQFP (10x10) 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):有效 位數(shù):16 采樣率(每秒):256k 輸入數(shù):8 輸入類型:差分 數(shù)據(jù)接口:SPI 配置:ADC 無線電 - S/H:ADC:- A/D 轉(zhuǎn)換器數(shù):8 架構(gòu):三角積分 參考類型:外部 電壓 - 電源,模擬:2 V ~ 5.5 V 電壓 - 電源,數(shù)字:- 特性:同步采樣 工作溫度:-40°C ~ 105°C 封裝/外殼:64-LQFP 供應(yīng)商器件封裝:64-LQFP(10x10) 標(biāo)準(zhǔn)包裝:1
AD7761BSTZ-RL 功能描述:16 Bit Analog to Digital Converter 8 Input 8 Sigma-Delta 64-LQFP (10x10) 制造商:analog devices inc. 系列:- 包裝:帶卷(TR) 零件狀態(tài):有效 位數(shù):16 采樣率(每秒):256k 輸入數(shù):8 輸入類型:差分 數(shù)據(jù)接口:SPI 配置:ADC 無線電 - S/H:ADC:- A/D 轉(zhuǎn)換器數(shù):8 架構(gòu):三角積分 參考類型:外部 電壓 - 電源,模擬:2 V ~ 5.5 V 電壓 - 電源,數(shù)字:- 特性:同步采樣 工作溫度:-40°C ~ 105°C 封裝/外殼:64-LQFP 供應(yīng)商器件封裝:64-LQFP(10x10) 標(biāo)準(zhǔn)包裝:1,500
AD7762 制造商:AD 制造商全稱:Analog Devices 功能描述:24-Bit, 8.5 mW, 109 dB, 128/64/32 kSPS ADCs
AD77628SVZ 制造商:Analog Devices 功能描述:
AD7762BCP 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 625KSPS 24BIT PARALLEL 48LFCSP - Bulk