- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10654 > AD7716BPZ (Analog Devices Inc)IC ADC 22BIT SIGMA-DELTA 44-PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7716BPZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 2/16頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 22BIT SIGMA-DELTA 44-PLCC |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 22 |
| 采樣率（每秒）： | 2.23k |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 功率耗散（最大）： | 50mW |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 44-PLCC（16.59x16.59） |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 4 個(gè)單端，雙極 |
| 產(chǎn)品目錄頁(yè)面： | 778 (CN2011-ZH PDF) |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
REV. A
AD7716
–10–
relationship between input bandwidth and settling is given in
Table I. Because of this settling time, most sigma delta ADCs
are unsuitable for high speed multiplexing, where channels are
switched and converted sequentially at high rates, as switching
between channels can cause a step change in the input.
How-
ever, the AD7716 is a sigma-delta solution to multichannel ap-
plications, since it can process four channels simultaneously. In
addition, it is easy to cascade several devices in order to increase
the number of channels being processed.
Figure 6. Frequency Response of AD7716 Filter
Figure 6 shows the filter frequency response for a cutoff fre-
quency of 73 Hz. This is a (sinx/x)
3 response (also called sinc3)
that provides greater than 100 dB rejection at the notch fre-
quencies. The relationship between the programmed cutoff
frequency and the first notch is constant (fNOTCH = 3.81
fCUTOFF). The first notch frequency is also the output data rate.
The settling time to a full-scale step input is four times the out-
put data period. Programming a different cutoff frequency via
FC0–FC2 does not alter the profile of the filter response, it sim-
ply changes the frequency of the notches.
In Figure 6, the first notch is at 278 Hz. This is also the output
data rate. Settling time to a full-scale step input is 10.8 ms.
The digital filter can be defined by the following equations.
H ( z )
=
1
N
×
1– Z –N
1– Z –1
3
H ( f )
=
sin
πf / f
S )
πf / f
S )
3
where N = Ratio of Modulator Sampling Frequency to Output
Rate
and
fS = Output Rate.
Post Filtering
In the AD7716, the on-chip modulator provides the digital filter
with samples at a rate of 570 kHz. The filter decimates these
samples to provide data at an output rate which corresponds to
the programmed first notch frequency of the filter.
If the user wants to reduce the output noise from the device for
bandwidths less than 36.5 Hz, then it is possible to employ extra
filtering after the AD7716. This extra digital filtering is called
post filtering. If a straight averaging filter is used, for example, a
reduction in bandwidth by a factor of 2 results in
√2 reduction
in the rms noise. This additional filtering will also result in a
longer settling time.
Antialias Considerations
The digital filter does not provide any rejection at integer mul-
tiples of the modulator sampling frequency (n
570 kHz,
where n = 1, 2, 3, . . .). This means that there are frequency
bands,
±f
3dB wide (f3dB is the cutoff frequency selected by FC0
to FC2) where noise passes unattenuated to the output. How-
ever, due to the AD7716’s high oversampling ratio, these bands
occupy only a small fraction of the spectrum and most broad-
band noise is filtered.
In spectral analysis applications, it is important to note that at-
tenuation at half the output update rate is 16 dB. Extra front-
end filtering or post filtering may be required to keep aliases in
this frequency band at an acceptable level.
USING THE AD7716
SYSTEM DESIGN CONSIDERATIONS
The AD7716 operates differently from successive approxima-
tion ADCs or other integrating ADCs. Since it samples the sig-
nal continuously, like a tracking ADC, there is no need for a
start convert command. The output register is updated at a rate
dependent on the programmed cutoff frequency, and the output
can be read at any time.
Input Signal Conditioning
The input range for the AD7716 is
±V
REF, where VREF = 2.5 V
± 10%. Other input ranges can be accommodated by input sig-
nal conditioning. This may take the form of gain to increase a
smaller signal range, or passive attenuation to reduce a larger in-
put voltage range.
–240
1668
73
0
–180
–220
–200
–120
–160
–140
–100
–80
–60
–20
–40
1390
1112
834
556
278
FREQUENCY – Hz
GAIN
–
d
B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-B1K-MW | CONVERTER MOD DC/DC 40V 100W |
| MAX1481CUB+ | IC TXRX RS485/RS422 10-UMAX |
| LTC2248IUH#PBF | IC ADC 14BIT 65MSPS SAMPL 32-QFN |
| VE-B1K-MX-F4 | CONVERTER MOD DC/DC 40V 75W |
| MAX1485CUB+ | IC TXRX RS485/RS422 10-UMAX |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7716BS | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 570ksps 22-bit Serial 44-Pin MQFP 制造商:Analog Devices 功能描述:IC SIGMA DELTA ADC |
| AD7716BSZ | 功能描述:IC ADC 22BIT SIGMA-DELTA 44-MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD7716-DF | 功能描述:IC ADC 22BIT SIGMA-DELTA 制造商:analog devices inc. 系列:- 零件狀態(tài):上次購(gòu)買時(shí)間 標(biāo)準(zhǔn)包裝:1 |
| AD7718 | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-/10-Channel, Low Voltage, Low Power, ADCs |
| AD7718BR | 功能描述:IC ADC 24BIT R-R 8/10CH 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。