- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10520 > AD7625BCPZ (Analog Devices Inc)IC ADC 16BIT 6MSPS SAR 32LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7625BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 22/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT 6MSPS SAR 32LFCSP |
| 設(shè)計(jì)資源： | High Speed, Precision, Differential AC-Coupled Drive Circuit for AD7625 (CN0080) |
| 特色產(chǎn)品： | AD7625: 16-Bit, 6MSPS PulSAR Differential ADC |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | PulSAR® |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 6M |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 190mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP-VQ（5x5） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 1 個(gè)差分，雙極 |
Data Sheet
AD7625
Rev. A | Page 7 of 24
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
076
52
-002
NOTES
1. CONNECT THE EXPOSED PAD TO THE GROUND
PLANE OF THE PCB USING MULTIPLE VIAS.
AD7625
TOP VIEW
(Not to Scale)
1GND
2
IN+
3
IN–
4
VCM
5
VDD1
6
VDD1
7
VDD2
8CLK+
24
23
22
21
20
19
18
17
VDD1
VDD2
CAP1
REFIN
EN0
EN1
VDD2
CNV–
9
10
11
12
13
14
15
16
CNV
+
D–
D+
VI
O
GN
D
DCO
–
DC
O
+
CL
K–
32
31
30
29
28
27
26
25
RE
F
GN
D
RE
F
RE
F
CAP
2
GN
D
CAP
2
CAP
2
Figure 2.
Table 6. Pin Function Descriptions
Pin No.
Mnemonic
Type1
Description
1
VDD1
P
Analog 5 V Supply. Decouple the 5 V supply with a 100 nF capacitor.
2
VDD2
P
Analog 2.5 V Supply. Decouple this pin with a 100 nF capacitor. The 2.5 V supply source should
supply this pin first and then be traced to the other VDD2 pins (Pin 7 and Pin 18).
3
CAP1
AO
Connect this pin to a 10 nF capacitor.
4
REFIN
AI/O
Prebuffer Reference Voltage. When using the internal reference, this pin outputs the band gap voltage
and is nominally at 1.2 V. It can be overdriven with an external reference voltage such as the ADR280.
In either internal or external reference mode, a 10 μF capacitor is required. If using an external 4.096 V
reference (connected to REF), this pin is a no connect and does not require any capacitor.
5, 6
EN0, EN1
DI
Enable Pins. The logic levels of these pins set the operation of the device as follows:
EN1 = 0, EN0 = 0: Illegal state.
EN1 = 0, EN0 = 1: Enable internal buffer, disable internal reference. An external 1.2 V reference
connected to the REFIN pin is required.
EN1 = 1, EN0 = 0: Disable internal reference and reference buffer. An external 4.096 V reference
connected to the REF pin is required.
EN1 = 1, EN0 = 1: Enable internal reference and reference buffer.
7
VDD2
P
Digital 2.5 V Supply. Decouple this pin with a 100 nF capacitor.
8, 9
CNV, CNV+
DI
Convert Input. These pins act as the conversion control pin. On the rising edge of these pins, the
analog inputs are sampled and a conversion cycle is initiated. CNV+ works as a CMOS input when
CNV is grounded; otherwise, CNV+ and CNV are differential LVDS inputs.
10, 11
D, D+
DO
LVDS Data Outputs. The conversion data is output serially on these pins.
12
VIO
P
Input/Output Interface Supply. Use a 2.5 V supply and decouple this pin with a 100 nF capacitor.
13
GND
P
Ground. Return path for the 100 nF capacitor connected to Pin 12.
14, 15
DCO, DCO+
DO
LVDS Buffered Clock Outputs. When DCO+ is grounded, the self-clocked interface mode is selected.
In this mode, the 16-bit results on D± are preceded by a 2-bit header (10) to allow synchronization of
the data by the digital host with simple logic. When DCO+ is not grounded, the echoed-clock inter-
face mode is selected. In this mode, DCO± is a copy of CLK±. The data bits are output on the falling
edge of DCO+ and can be latched in the digital host on the next rising edge of DCO+.
16, 17
CLK, CLK+
DI
LVDS Clock Inputs. This clock shifts out the conversion results on the falling edge of CLK+.
18
VDD2
P
Analog 2.5 V Supply. Decouple this pin with a 100 nF capacitor.
19, 20
VDD1
P
Analog 5 V Supply. Isolate these pins from Pin 1 with a ferrite bead and decouple them with a 100 nF
capacitor.
21
VCM
AO
Common-Mode Output. When using any reference scheme, this pin produces one-half the voltage
present on the REF pin, which can be useful for driving the common mode of the input amplifiers.
22
IN
AI
Differential Negative Analog Input. Referenced to and must be driven 180° out of phase with IN+.
23
IN+
AI
Differential Positive Analog Input. Referenced to and must be driven 180° out of phase with IN.
24
GND
P
Ground.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B43-IV-F2 | CONVERTER MOD DC/DC 24V 150W |
| VE-B43-IV-F1 | CONVERTER MOD DC/DC 24V 150W |
| VI-J6K-MY-F2 | CONVERTER MOD DC/DC 40V 50W |
| VE-B42-IV-F3 | CONVERTER MOD DC/DC 15V 150W |
| AD7986BCPZ | IC ADC 18BIT 2MSPS SAR 20LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7625BCPZRL7 | 功能描述:IC ADC 16BIT 6MSPS SAR 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD7626 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 10 MSPS, PulSAR Differential ADC |
| AD7626_09 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 10 MSPS, PulSAR Differential ADC |
| AD7626_10 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 10 MSPS, PulSAR Differential ADC |
| AD7626BCPZ | 功能描述:IC ADC 16BIT 10MSPS DIFF 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。