- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10522 > AD7621ACPZ (Analog Devices Inc)IC ADC 16BIT 2MSPS DIFF 48LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD7621ACPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 32/32頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT 2MSPS DIFF 48LFCSP |
| 標準包裝： | 1 |
| 系列： | PulSAR® |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 2M |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 86mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 48-LFCSP-VQ（7x7） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 1 個差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當前第32頁
AD7621
Rev. 0 | Page 9 of 32
Pin No.
Mnemonic
Description
14
D5
DI/O
When SER/PAR = low this output is used as Bit 5 of the parallel port data output bus.
or INVSYNC
When SER/PAR = high, invert sync select. In serial master mode (EXT/INT = low), this input is used to
select the active state of the SYNC signal.
When INVSYNC = low, SYNC is active high.
When INVSYNC = high, SYNC is active low.
15
D6
DI/O
When SER/PAR = low this output is used as Bit 6 of the parallel port data output bus.
or INVSCLK
Invert SCLK Select. In all serial modes, this input is used to invert the SCLK signal.
16
D7
DI/O
Bit 7 of the Parallel Port Data Output Bus.
or RDC
When SER/PAR = high, read during convert. When using Serial Master mode (EXT/INT = low), RDC is
used to select the read mode.
When RDC = high, the previous conversion result is read during current conversion and the period of
SCLK changes (see the Master Serial Interface section).
When RDC = low (read after convert), the current result is read after conversion.
or SDIN
Serial Data In. When using serial slave mode, (EXT/INT = high), SDIN could be used as a data input to
daisy-chain the conversion results from two or more ADCs onto a single SDOUT line. The digital data
level on SDIN is output on SDOUT with a delay of 16 SCLK periods after the initiation of the read
sequence.
17
OGND
P
Input/Output Interface Digital Power Ground.
18
OVDD
P
Input/Output Interface Digital Power. Nominally at the same supply as the supply of the host interface
(2.5 V or 3 V).
19
DVDD
P
Digital Power. Nominally at 2.5 V.
20
DGND
P
Digital Power Ground.
21
D8
DO
When SER/PAR = low this output is used as Bit 8 of the parallel port data output bus.
or SDOUT
When SER/PAR = high, serial data output. In serial mode, this pin is used as the serial data output
synchronized to SCLK. Conversion results are stored in an on-chip register. The AD7621 provides the
conversion result, MSB first, from its internal shift register. The data format is determined by the logic
level of OB/2C.
In master mode (EXT/INT = low). SDOUT is valid on both edges of SCLK.
In slave mode (EXT/INT = high):
When INVSCLK = low, SDOUT is updated on SCLK rising edge and valid on the next falling edge.
When INVSCLK = high, SDOUT is updated on SCLK falling edge and valid on the next rising edge.
22
D9
DI/O
Parallel Port Data Output Bus Bit 9. When SER/PAR = low, this output is used as Bit 9 of the parallel port
data output bus.
or SCLK
Serial Clock. When SER/PAR = high, serial clock. In all serial modes, this pin is used as the serial data
clock input or output, dependent upon the logic state of the EXT/INT pin. The active edge where the
data SDOUT is updated depends upon the logic state of the INVSCLK pin.
23
D10
DO
When SER/PAR = low, this output is used as Bit 10 of the parallel port data output bus.
or SYNC
When SER/PAR = high, frame synchronization. In serial master mode (EXT/INT= low), this output is
used as a digital output frame synchronization for use with the internal data clock.
When a read sequence is initiated and INVSYNC = low, SYNC is driven high and remains high while
SDOUT output is valid.
When a read sequence is initiated and INVSYNC = high, SYNC is driven low and remains low while
SDOUT output is valid.
24
D11
DO
Parallel Port Data Output Bus Bit 11. When SER/PAR = low, this output is used as Bit 11 of the parallel
port data output bus.
or RDERROR
Read Error. When SER/PAR = high, read error. In serial slave mode (EXT/INT = high), this output is used
as an incomplete read error flag. If a data read is started and not completed when the current
conversion is complete, the current data is lost and RDERROR is pulsed high.
25 to 28
D[12:15]
DO
Bit 12 to Bit 15 of the Parallel Port Data Output Bus.
29
BUSY
DO
Busy Output. Transitions high when a conversion is started, and remains high until the conversion is
complete and the data is latched into the on-chip shift register. The falling edge of BUSY can be used
as a data ready clock signal.
30
DGND
P
Digital Power Ground.
31
RD
DI
Read Data. When CS and RD are both low, the interface parallel or serial output bus is enabled.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B01-MX-F2 | CONVERTER MOD DC/DC 12V 75W |
| AD574AKPZ | IC ADC 12BIT W/REF/CLK 28-PLCC |
| UP050B181K-B-B | CAP CER 180PF 50V 10% AXIAL |
| 97-3108B-18-16P | CONN PLUG RT ANG 1POS W/PINS |
| LTC2257IUJ-14#PBF | IC ADC 14BIT 40MSPS 1.8V 40-QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7621ACPZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 2 LSB INL, 3 MSPS PulSAR?? ADC |
| AD7621ACPZRL | 功能描述:IC ADC 16BIT 2MSPS DIFF 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD7621ACPZRL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 2 LSB INL, 3 MSPS PulSAR?? ADC |
| AD7621AST | 制造商:Analog Devices 功能描述:ADC Single SAR 3Msps 16-bit Parallel/Serial 48-Pin LQFP 制造商:Analog Devices 功能描述:IC 16-BIT ADC |
| AD7621ASTRL | 制造商:Analog Devices 功能描述:ADC Single SAR 3Msps 16-bit Parallel/Serial 48-Pin LQFP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。