Data Sheet
AD7606/AD7606-6/AD7606-4
Rev. C | Page 7 of 36
TIMING SPECIFICATIONS
AVCC = 4.75 V to 5.25 V, VDRIVE = 2.3 V to 5.25 V, VREF = 2.5 V external reference/internal reference, TA = TMIN to TMAX, unless otherwise noted.1 Table 3.
Limit at TMIN, TMAX
(0.1 × VDRIVE and
0.9 × VDRIVE
Logic Input Levels)
Limit at TMIN, TMAX
(0.3 × VDRIVE and
0.7 × VDRIVE
Logic Input Levels)
Parameter
Min
Typ
Max
Min
Typ
Max
Unit
Description
PARALLEL/SERIAL/BYTE MODE
tCYCLE
1/throughput rate
5
s
Parallel mode, reading during or after conversion; or
serial mode: VDRIVE = 3.3 V to 5.25 V, reading during a
conversion using DOUTA and DOUTB lines
9.4
s
Serial mode reading after a conversion; VDRIVE = 2.7 V
9.7
10.7
s
Serial mode reading after a conversion; VDRIVE = 2.3 V,
DOUTA and DOUTB lines
Conversion time
3.45
4
4.15
3.45
4
4.15
s
Oversampling off; AD7606
3
s
Oversampling off; AD7606-6
2
s
Oversampling off; AD7606-4
7.87
9.1
7.87
9.1
s
Oversampling by 2; AD7606
16.05
18.8
16.05
18.8
s
Oversampling by 4; AD7606
33
39
33
39
s
Oversampling by 8; AD7606
66
78
66
78
s
Oversampling by 16; AD7606
133
158
133
158
s
Oversampling by 32; AD7606
257
315
257
315
s
Oversampling by 64; AD7606
tWAKE-UP STANDBY
100
s
STBY rising edge to CONVST x rising edge; power-up
time from standby mode
tWAKE-UP SHUTDOWN
Internal Reference
30
ms
STBY rising edge to CONVST x rising edge; power-up
time from shutdown mode
External Reference
13
ms
STBY rising edge to CONVST x rising edge; power-up
time from shutdown mode
tRESET
50
ns
RESET high pulse width
tOS_SETUP
20
ns
BUSY to OS x pin setup time
tOS_HOLD
20
ns
BUSY to OS x pin hold time
t1
40
45
ns
CONVST x high to BUSY high
t2
25
ns
Minimum CONVST x low pulse
t3
25
ns
Minimum CONVST x high pulse
t4
0
ns
BUSY falling edge to CS falling edge setup time
0.5
ms
Maximum delay allowed between CONVST A, CONVST
B rising edges
t6
25
ns
Maximum time between last CS rising edge and BUSY
falling edge
t7
25
ns
Minimum delay between RESET low to CONVST x high
PARALLEL/BYTE READ
OPERATION
t8
0
ns
CS to RD setup time
t9
0
ns
CS to RD hold time
t10
RD low pulse width
16
19
ns
VDRIVE above 4.75 V
21
24
ns
VDRIVE above 3.3 V
25
30
ns
VDRIVE above 2.7 V
32
37
ns
VDRIVE above 2.3 V
t11
15
ns
RD high pulse width
t12
22
ns