參數(shù)資料
型號: AD7468BRTZ-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 3/29頁
文件大?。?/td> 0K
描述: IC ADC 8BIT 1.6V LP SOT23-6
標(biāo)準(zhǔn)包裝: 1
位數(shù): 8
采樣率(每秒): 200k
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 900µW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: SOT-23-6
供應(yīng)商設(shè)備封裝: SOT-23-6
包裝: 標(biāo)準(zhǔn)包裝
輸入數(shù)目和類型: 1 個(gè)單端,單極
產(chǎn)品目錄頁面: 777 (CN2011-ZH PDF)
其它名稱: AD7468BRTZREEL7DKR
AD7466/AD7467/AD7468
Rev. C | Page 10 of 28
TIMING EXAMPLES
Figure 3 shows some of the timing parameters from Table 4 in
Timing Example 1
As shown in Figure 3, fSCLK = 3.4 MHz and a throughput of
100 kSPS gives a cycle time of tCONVERT + t8 + tQUIET = 10 μs.
Assuming VDD = 1.8 V, tCONVERT = t2 + 15(1/fSCLK) = 55 ns +
4.41 μs = 4.46 μs, and t8 = 60 ns maximum, then tQUIET = 5.48 μs,
which satisfies the requirement of 10 ns for tQUIET. The part is
fully powered up and the signal is fully acquired at Point A.
This means that the acquisition/power-up time is t2 + 2(1/fSCLK)
= 55 ns + 588 ns = 643 ns, satisfying the maximum requirement
of 640 ns for the power-up time.
Timing Example 2
The AD7466 can also operate with slower clock frequencies.
As shown in Figure 3, assuming VDD = 1.8 V, fSCLK = 2 MHz,
and a throughput of 50 kSPS gives a cycle time of tCONVERT + t8 +
tQUIET = 20 μs. With tCONVERT = t2 + 15(1/fSCLK) = 55 ns + 7.5 μs =
7.55 μs, and t8 = 60 ns maximum, this leaves tQUIET to be 12.39
μs, which satisfies the requirement of 10 ns for tQUIET. The part is
fully powered up and the signal is fully acquired at Point A,
which means the acquisition/power-up time is t2 + 2(1/fSCLK) =
55 ns + 1 μs = 1.05 μs, satisfying the maximum requirement of
640 ns for the power-up time. In this example and with other
slower clock values, the part is fully powered up and the signal
already acquired before the third SCLK falling edge; however,
the track-and-hold does not go into hold mode until that point.
In this example, the part can be powered up and the signal can
be fully acquired at approximately Point B in Figure 3.
SCLK
t2
tCONVERT
B
A
t8
tQUIET
1/THROUGHPUT
AUTOMATIC
POWER-DOWN
TRACK-AND-HOLD IN HOLD
TRACK-AND-HOLD
IN TRACK
ACQUISITION TIME
POINT A: THE PART IF FULLY POWERED UP WITH VIN FULLY ACQUIRED.
1
2
3
CS
4
5
13
14
15
16
02643-004
Figure 3. AD7466 Serial Interface Timing Diagram Example
相關(guān)PDF資料
PDF描述
VI-20L-MY-B1 CONVERTER MOD DC/DC 28V 50W
LT1011CS8 IC VOLTAGE COMPARATOR 5V 8-SOIC
VI-272-MY-B1 CONVERTER MOD DC/DC 15V 50W
VE-2TR-IX-B1 CONVERTER MOD DC/DC 7.5V 75W
LT6700CS6-2#TRPBF IC COMP DUAL 400MV REF TSOT23-6
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD746A 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Precision, 500 ns Settling, BiFET Op Amp
AD746AH 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage-Feedback Operational Amplifier
AD746AQ 功能描述:IC OPAMP BIFET 13MHZ DUAL 8CDIP RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類型:J-FET 電路數(shù):2 輸出類型:- 轉(zhuǎn)換速率:3.5 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:30pA 電壓 - 輸入偏移:2000µV 電流 - 電源:200µA 電流 - 輸出 / 通道:- 電壓 - 電源,單路/雙路(±):7 V ~ 36 V,±3.5 V ~ 18 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:8-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件
AD746B 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Precision, 500 ns Settling, BiFET Op Amp
AD746BH 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage-Feedback Operational Amplifier