- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10543 > AD7366BRUZ-5 (Analog Devices Inc)IC ADC 12BIT DUAL 500KSPS 24-TSS PDF資料下載
參數(shù)資料
| 型號： | AD7366BRUZ-5 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 6/28頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT DUAL 500KSPS 24-TSS |
| 設(shè)計資源： | Driving the AD7366/7 Bipolar SAR ADC in Low-Distortion DC-Coupled Appls (CN0042) |
| 標(biāo)準(zhǔn)包裝： | 62 |
| 系列： | iCMOS® |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 500k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 88.8mW |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-TSSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 4 個單端，單極；4 個單端，雙極 |
| 配用： | EVAL-AD7366CBZ-ND - BOARD EVALUATION FOR AD7366 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7366-5/AD7367-5
Rev. A | Page 14 of 28
TERMINOLOGY
Differential Nonlinearity (DNL)
DNL is the difference between the measured and the ideal
1 LSB change between any two adjacent codes in the ADC.
Integral Nonlinearity (INL)
INL is the maximum deviation from a straight line passing
through the endpoints of the ADC transfer function. The
endpoints of the transfer function are zero scale, a single (1)
LSB point below the first code transition and full scale, a point
1 LSB above the last code transition.
Zero Code Error
This is the deviation of the midscale transition (all 1s to all 0s)
from the ideal VIN voltage, that is, AGND – LSB for bipolar
ranges and 2 × VREF 1 LSB for the unipolar range.
Positive Full-Scale Error
This is the deviation of the last code transition (011…110) to
(011…111) from the ideal (that is, 4 × VREF 1 LSB or 2 × VREF
– 1 LSB) after the zero code error has been adjusted out.
Negative Full-Scale Error
This is the deviation of the first code transition (10…000) to
(10…001) from the ideal (that is, 4 × VREF + 1 LSB, 2 × VREF +
1 LSB, or AGND + 1 LSB) after the zero code error has been
adjusted out.
Zero Code Error Match
This is the difference in zero code error across all 12 channels.
Positive Full-Scale Error Match
This is the difference in positive full-scale error across all channels.
Negative Full-Scale Error Match
This is the difference in negative full-scale error across all channels.
Track-and-Hold Acquisition Time
The track-and-hold amplifier returns to track mode at the end
of a conversion. Track-and-hold acquisition time is the time
required for the output of the track-and-hold amplifier to reach
its final value, within ± LSB, after the end of conversion.
Signal-to-Noise (+ Distortion) Ratio (SINAD)
This ratio is the measured ratio of signal-to-noise (+ distortion)
at the output of the ADC. The signal is the rms amplitude of the
fundamental. Noise is the sum of all nonfundamental signals up
to half the sampling frequency (fS/2), excluding dc. The ratio is
dependent on the number of quantization levels in the digitiza-
tion process: the more levels, the smaller the quantization noise.
The theoretical signal-to-noise (+ distortion) ratio for an ideal
N-bit converter with a sine wave input is given by:
Signal-to-Noise (+ Distortion) = (6.02N + 1.76) dB
Thus, for a 12-bit converter, this is 74 dB.
Total Harmonic Distortion (THD)
THD is the ratio of the rms sum of harmonics to the
fundamental. For the AD7366-5/AD7367-5, it is defined as:
1
2
6
2
5
2
4
2
3
2
log
20
(dB)
V
THD
+
=
where:
V1 is the rms amplitude of the fundamental.
V2, V3, V4, V5, and V6 are the rms amplitudes of the second
through the sixth harmonics.
Peak Harmonic or Spurious Noise
Peak harmonic, or spurious noise, is defined as the ratio of the
rms value of the next largest component in the ADC output
spectrum (up to fS/2, excluding dc) to the rms value of the
fundamental. Normally, the value of this specification is deter-
mined by the largest harmonic in the spectrum. However, for
ADCs where the harmonics are buried in the noise floor, it is
a noise peak.
Channel-to-Channel Isolation
Channel-to-channel isolation is a measure of the level of cross-
talk between any two channels when operating in any of the
input ranges. It is measured by applying a full-scale, 150 kHz
sine wave signal to all unselected input channels and determin-
ing how much that signal is attenuated in the selected channel
with a 50 kHz signal. The figure given is the typical across all
four channels for the AD7366-5/AD7367-5 (see the Figure 9 for
more information).
Intermodulation Distortion
With inputs consisting of sine waves at two frequencies, fa
and fb, any active device with nonlinearities creates distortion
products at the sum, and different frequencies of mfa ± nfb
where m, n = 0, 1, 2, 3, and so on. Intermodulation distortion
terms are those for which neither m nor n is equal to zero.
For example, the second-order terms include (fa + fb) and
(fa fb), while the third-order terms include (2fa + fb),
(2fa fb), (fa + 2fb), and (fa 2fb).
The AD7366-5/AD7367-5 is tested using the CCIF standard
where two input frequencies near the top end of the input
bandwidth are used. In this case, the second-order terms are
usually distanced in frequency from the original sine waves,
while the third-order terms are usually at a frequency close to
the input frequencies. As a result, the second- and third-order
terms are specified separately. The calculation of the intermodula-
tion distortion is as per the THD specification, where it is the ratio
of the rms sum of the individual distortion products to the rms
amplitude of the sum of the fundamentals expressed in decibels.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-B51-IV-F2 | CONVERTER MOD DC/DC 12V 150W |
| AD7475BRMZ | IC ADC 12BIT SERIAL LP 8MSOP |
| ISL3295EIHZ-T7A | IC TXRX |
| AD9215BCPZ-65 | IC ADC 10BIT 65MSPS 32-LFCSP |
| AD7898ARZ-3 | IC ADC 12BIT SRL HS 5V 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7366BRUZ-500RL7 | 功能描述:IC ADC 12BIT SAR 1MSPS 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:iCMOS® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7366BRUZ-5500RL7 | 功能描述:IC ADC 12BIT DUAL BIPO 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:iCMOS® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7366BRUZ-5-RL7 | 功能描述:IC ADC 12BIT DUAL BIPO 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:iCMOS® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7366BRUZ-REEL7 | 制造商:AD 制造商全稱:Analog Devices 功能描述:True Bipolar Input, Dual 1us, 12-Bit, 2-Channel SAR ADC |
| AD7366BRUZ-RL7 | 功能描述:IC ADC 12BIT SAR 1MSPS 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:iCMOS® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。