參數(shù)資料
型號: AD7225LR
廠商: ANALOG DEVICES INC
元件分類: DAC
英文描述: LC2MOS Quad 8-Bit DAC with Separate Reference Inputs
中文描述: PARALLEL, 8 BITS INPUT LOADING, 8-BIT DAC, PDSO24
封裝: ROHS COMPLIANT, MS-013AD, SOIC-24
文件頁數(shù): 4/12頁
文件大小: 339K
代理商: AD7225LR
AD7225
REV. B
–4–
ABSOLUT E MAX IMUM RAT INGS
1
V
DD
to AGND . . . . . . . . . . . . . . . . . . . . . . . . . .–0.3 V, +17 V
V
DD
to DGND . . . . . . . . . . . . . . . . . . . . . . . . . .–0.3 V, +17 V
V
DD
to V
SS
. . . . . . . . . . . . . . . . . . . . . . . . . . . . .–0.3 V, +24 V
AGND to DGND . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V, V
DD
Digital Input Voltage to DGND . . . . . . . –0.3 V, V
DD
+ 0.3 V
V
REF
to AGND . . . . . . . . . . . . . . . . . . . . –0.3 V, V
DD
+ 0.3 V
V
OUT
to AGND
2
. . . . . . . . . . . . . . . . . . . . . . . . . . . . V
SS
, V
DD
Power Dissipation (Any Package) to +75
°
C . . . . . . . . 500 mW
Derates above 75
°
C by . . . . . . . . . . . . . . . . . . . . . 2.0 mW/
°
C
Operating T emperature
Commercial (K , L Versions) . . . . . . . . . . . –40
°
C to +85
°
C
Industrial (B, C Versions) . . . . . . . . . . . . . –40
°
C to +85
°
C
Extended (T , U Versions) . . . . . . . . . . . . –55
°
C to +125
°
C
Storage T emperature . . . . . . . . . . . . . . . . . . –65
°
C to +150
°
C
Lead T emperature (Soldering, 10 secs) . . . . . . . . . . . +300
°
C
NOT ES
1
Stresses above those listed under “Absolute Maximum Ratings” may cause
permanent damage to the device. T his is a stress rating only and functional
operation of the device at these or any other conditions above those indicated in
the operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
2
Outputs may be shorted to any voltage in the range V
to V
provided that the
power dissipation of the package is not exceeded. T ypical short circuit current for
a short to AGND or V
SS
is 50 mA.
WARNING!
ESD SENSITIVE DEVICE
C AUT ION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the AD7225 features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high energy electrostatic discharges. T herefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
PIN CONFIGURAT IONS
LC C C
DIP and SOIC
PLC C
T E RMINOLOGY
T OT AL UNADJUST E D E RROR
T otal Unadjusted Error is a comprehensive specification which
includes full-scale error, relative accuracy, and zero code error.
Maximum output voltage is V
REF
– 1 LSB (ideal), where 1 LSB
(ideal) is V
REF
/256. T he LSB size will vary over the V
REF
range.
Hence the zero code error will, relative to the LSB size, increase
as V
REF
decreases. Accordingly, the total unadjusted error,
which includes the zero code error, will also vary in terms of
LSBs over the V
REF
range. As a result, total unadjusted error is
specified for a fixed reference voltage of +10 V.
RE LAT IVE ACCURACY
Relative Accuracy or endpoint nonlinearity is a measure of the
maximum deviation from a straight line passing through the
endpoints of the DAC transfer function. It is measured after al-
lowing for zero code error and full-scale error and is normally
expressed in LSBs or as a percentage of full-scale reading.
DIFFE RE NT IAL NONLINE ARIT Y
Differential Nonlinearity is the difference between the measured
change and the ideal 1 LSB change between any two adjacent
codes. A specified differential nonlinearity of
±
1 LSB max over
the operating temperature range ensures monotonicity.
DIGIT AL FE E DT HROUGH
Digital Feedthrough is the glitch impulse transferred to the out-
put of the DAC due to a change in its digital input code. It is
specified in nV secs and is measured at V
REF
= 0 V.
DIGIT AL CROSST ALK
Digital Crosstalk is the glitch impulse transferred to the output
of one converter (not addressed) due to a change in the digital
input code to another addressed converter. It is specified in
nV secs and is measured at V
REF
= 0 V.
AC FE E DT HROUGH
AC Feedthrough is the proportion of reference input signal
which appears at the output of a converter when that DAC is
loaded with all 0s.
CHANNE L-T O-CHANNE L ISOLAT ION
Channel-to-channel isolation is the proportion of input signal
from the reference of one DAC (loaded with all 1s) which ap-
pears at the output of one of the other three DACs (loaded with
all 0s) T he figure given is the worst case for the three other out-
puts and is expressed as a ratio in dBs.
FULL-SCALE E RROR
Full-Scale Error is defined as:
Measured Value – Zero Code Error – Ideal Value
相關(guān)PDF資料
PDF描述
AD7225 ECONOLINE: REC2.2-S_DR/H1 - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- UL94V-0 Package Material- Continuous Short Circiut Protection- Internal SMD design- 100% Burned In- Efficiency to 75%
AD7225BQ ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84%
AD7225CQ LC2MOS Quad 8-Bit DAC with Separate Reference Inputs
AD7225LP LC2MOS Quad 8-Bit DAC with Separate Reference Inputs
AD7226 LC2MOS Quad 8-Bit D/A Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7225LR-REEL 制造商:Analog Devices 功能描述:DAC 4-CH R-2R 8-bit 24-Pin SOIC W T/R
AD7225LRZ 功能描述:IC DAC 8BIT QUAD W/AMP 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD7225LRZ-REEL 功能描述:IC DAC 8BIT QUAD W/AMP 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD7225TCHIPS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Digital-to-Analog Converter
AD7225TE 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Quad 8-Bit DAC with Separate Reference Inputs