- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373892 > AD7008JP50 (ANALOG DEVICES INC) CMOS DDS Modulator PDF資料下載
參數(shù)資料
| 型號： | AD7008JP50 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字信號處理外設(shè) |
| 英文描述： | CMOS DDS Modulator |
| 中文描述： | 1-BIT, DSP-NUM CONTROLLED OSCILLATOR, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 5/16頁 |
| 文件大?。?/td> | 505K |
| 代理商： | AD7008JP50 |
AD7008
REV. B
–5–
PIN DESCRIPTION
Mnemonic
Function
POWER SUPPLY
V
AA
Positive power supply for the analog section. A 0.1
μ
F decoupling capacitor should be connected between V
AA
and
AGND. This is +5 V
±
5%.
Analog Ground.
Positive power supply for the digital section. A 0.1
μ
F decoupling capacitor should be connected between V
DD
and DGND. This is +5 V
±
5%. Both V
AA
and V
DD
should be externally tied together.
Digital Ground; both AGND and DGND should be externally tied together.
ANALOG SIGNAL AND REFERENCE
IOUT,
IOUT
Current Output. This is a high impedance current source. A load resistor should be connected between IOUT
and AGND.
IOUT
should be either tied directly to AGND or through an external load resistor to AGND.
FS ADJUST
Full-Scale Adjust Control. A resistor (R
SET
) is connected between this pin and AGND. This determines the mag-
nitude of the full-scale DAC current. The relationship between R
SET
and the full-scale current is as follows:
AGND
V
DD
DGND
IOUT
FULL-SCALE
(mA) =
6233
×
V
REF
R
SET
V
REF
=
1.27
V nominal R
SET
= 390
typical
V
REF
Voltage Reference Input. A 0.1
μ
F decoupling ceramic capacitor should be connected between V
REF
and V
AA
.
There is an internal 1.27 volt reference which can be overdriven by an external reference if required. See
specifications for maximum range.
Compensation pin. This is a compensation pin for the internal reference amplifier. A 0.1
μ
F decoupling ceramic
capacitor should be connected between COMP and V
AA
.
DIGITAL INTERFACE AND CONTROL
CLOCK
Digital Clock Input for DAC and NCO. DDS output frequencies are expressed as a binary fraction of the fre-
quency of this clock. The output frequency accuracy and phase noise is determined by this clock.
FSELECT
Frequency Select Input. FSELECT controls which frequency register, FREQ0 or FREQ1, is used in the phase
accumulator. Frequency selection can be done on a cycle-per-cycle basis. See Tables I, II and III.
LOAD
Register load, active high digital Input. This pin, in conjunction with TC3–TC0, control loading of internal regis-
ters from either the parallel or serial assembly registers. The load pin must be high at least 1t
1
. See Table II.
TC3–TC0
Transfer Control address bus, digital inputs. This address determines the source and destination registers that are
used during a transfer. The source register can either be the parallel assembly register or the serial assembly regis-
ter. The destination register can be any of the following: COMMAND REG, FREQ0 REG, FREQ1 REG,
PHASE REG or IQMOD REG. TC3–TC0 should be valid prior to LOAD rising and should not change until
LOAD falls. The Command Register can only be loaded from the parallel assembly register. See Table II.
CS
Chip Select, active low digital input. This input in conjunction with
WR
is used when writing to the parallel
assembly register.
WR
Write, active low digital input. This input in conjunction with
CS
is used when writing to the parallel assembly
register.
D7–D0
Data Bus, digital inputs. These represent the low byte of the 16-bit data input port used to write to the 32-bit
parallel assembly register. The databus can configured for either a 8-bit or 16-bit MPU/DSP ports.
D15–D8
Data Bus, digital inputs. These represent the high byte of the 16-bit data input port used to write to the 32-bit
parallel assembly register. The databus can be configured for either a 8-bit or 16-bit MPU/DSP ports. When the
databus is configured for 8-bit operation, D8–D15 should be tied to DGND.
SCLK
Serial Clock, digital input. SCLK is used, in conjunction with SDATA, to clock data into the 32-bit serial assem-
bly register.
SDATA
Serial Data, digital input. Serial data is clocked on the rising edge of SCLK, Most Significant Bit (MSB) first.
SLEEP
Low power sleep control, active high digital input. SLEEP puts the AD7008 into a low power sleep mode. Inter-
nal clocks are disabled, while also turning off the DAC current sources. A SLEEP bit is also provided in the
COMMAND REG to put the AD7008 into a low power sleep mode.
RESET
Register Reset, active high digital input. RESET clears the COMMAND REG and all the modulation registers to
zero.
TEST
Test Mode. This is used for factory test only and should be left as a No Connect.
COMP
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7008PCB | CMOS DDS Modulator |
| AD705JCHIPS | Picoampere Input Current Bipolar Op Amp |
| AD705AQ | Picoampere Input Current Bipolar Op Amp |
| AD705BQ | Picoampere Input Current Bipolar Op Amp |
| AD705JN | Picoampere Input Current Bipolar Op Amp |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7008JP50REEL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| AD7008PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS DDS Modulator |
| AD7010 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS JDC p/4 DQPSK Baseband Transmit Port |
| AD7010ARS | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS JDC p/4 DQPSK Baseband Transmit Port |
| AD7011 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS, ADC p/4 DQPSK Baseband Transmit Port |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。