- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373892 > AD7008JP50 (ANALOG DEVICES INC) CMOS DDS Modulator PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7008JP50 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字信號(hào)處理外設(shè) |
| 英文描述： | CMOS DDS Modulator |
| 中文描述： | 1-BIT, DSP-NUM CONTROLLED OSCILLATOR, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 14/16頁 |
| 文件大?。?/td> | 505K |
| 代理商： | AD7008JP50 |
START 0 Hz
VBW 10 kHz
STOPST 5.6 SEC
REF 5.0 dBm
RANGE 5.0 dBm
OFFSE–54.7 dB
Figure 29. f
CLK
= 50 MHz, f
OUT
= 9.1 MHz
START 0 Hz
VBW 10 kHz
STOPST 5.6 SEC
REF 5.0 dBm
RANGE 5.0 dBm
OFFSET–54.1 dB
CENTERBW 3 kHz
VBW 10 kHz
SPANST 5.6 SEC
REF 5.0 dBm
RANGE 5.0 dBm
OFFSET–47.0 dB
Figure 31. f
CLK
= 50 MHz, f
OUT
= 13.1 MHz
Figure 30. f
CLK
= 50 MHz, f
OUT
= 11.1 MHz
CENTERBW 3 kHz
VBW 10 kHz
SPANST 5.6 SEC
REF 5.0 dBm
RANGE 5.0 dBm
OFFSE–44.8 dB
130
50
50
70
60
10
0
90
80
100
110
120
40
30
20
MASTER CLOCK – MHz
T
A
D
Figure 32. f
CLK
= 50 MHz, f
OUT
= 16.5 MHz
Figure 33. Typical Current Consumption vs. Frequency
Figure 34. Typical Plot of SFDR vs. Master Clock Frequency
When f
OUT
= 1/3f
CLK
, Frequency Word = 5671C71C Hex
–40
–75
50
–60
–70
10
–65
0
–45
–55
–50
40
30
20
MASTER CLOCK – MHz
W
REV. B
–14–
AD7008–Typical Performance Characteristics
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7008PCB | CMOS DDS Modulator |
| AD705JCHIPS | Picoampere Input Current Bipolar Op Amp |
| AD705AQ | Picoampere Input Current Bipolar Op Amp |
| AD705BQ | Picoampere Input Current Bipolar Op Amp |
| AD705JN | Picoampere Input Current Bipolar Op Amp |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7008JP50REEL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| AD7008PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS DDS Modulator |
| AD7010 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS JDC p/4 DQPSK Baseband Transmit Port |
| AD7010ARS | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS JDC p/4 DQPSK Baseband Transmit Port |
| AD7011 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS, ADC p/4 DQPSK Baseband Transmit Port |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。