- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10030 > AD6654CBC (Analog Devices Inc)IC ADC 14BIT W/4CH RSP 256CSPBGA PDF資料下載
參數(shù)資料
| 型號： | AD6654CBC |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 52/88頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT W/4CH RSP 256CSPBGA |
| 標準包裝： | 1 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 92.16M |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 2.5W |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -25°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 256-BGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 256-CSPBGA（17x17） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 1 個差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當前第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
AD6654
Rev. 0 | Page 56 of 88
PARALLEL PORT PIN FUNCTIONS
Table 25 describes the functions of the pins used by the parallel ports.
Table 25. Parallel Port Pin Functions
Pin Name
I/O
Function
PCLK
I/O
Parallel Clock. PCLK can operate as a master or as a slave. This setting is dependent on the 1-bit PCLK master
mode bit in the Parallel Port Control 2 register. As an output (master mode), the maximum frequency is
CLK/N, where CLK is the AD6654 clock and N is an integer divisor of 1, 2, 4, or 8. As an input (slave mode), it
can be asynchronous or synchronous relative to the AD6654 CLK. This pin powers up as an input to avoid
possible contentions. Parallel port output pins change on the rising edge of PCLK.
PAREQ, PBREQ,
PCREQ
O
Active High Output. Synchronous to PCLK. A logic high on this pin indicates that data is available to be
shifted out of the port. When an acknowledge signal is received, data starts shifting out and this pin remains
high until all pending data has been shifted out.
PAACK, PBACK,
PCACK
I
Active High Asynchronous Input. Applying a logic low on this pin inhibits parallel port data shifting. Applying
a logic high to this pin when REQ is high causes the parallel port to shift out data according to the
programmed data mode. ACK is sampled on the rising edge of PCLK. Assuming that REQ is asserted, the
latency from the assertion of ACK to data appearing at the parallel port output is no more than 1.5 PCLK
cycles. ACK can be continuously held high; in this case, when data becomes available, shifting begins 1 PCLK
PAIQ, PBIQ, PCIQ
Parallel Output Gain Data Indicators High whenever I data is present on the parallel port data bus; otherwise
low. In parallel I/Q mode, both I data and Q data are available at the same time and, therefore, the PxIQ signal
is pulled high.
PAGAIN, PBGAIN,
PCGAIN
Parallel Output Gain Word Indicators. High whenever the AGC gain word is present on the parallel port data
bus; otherwise low.
PACH[2:0], PBCH[2:0],
PCCH[2:0]
Channel Indicator Output Ports. These pins identify data in both of the parallel port modes. The 3-bit value
identifies the source of the data (AGC number) on the parallel port when it is being shifted out.
PADATA[15:0],
PBDATA[15:0],
PCDATA[15:0]
Parallel Output Port Data Bus. Output format is twos complement. In parallel I/Q mode, 8-bit data is present;
in interleaved I/Q mode, 16-bit data is available.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-26R-MX-F4 | CONVERTER MOD DC/DC 7.5V 75W |
| LTC1348IG#TRPBF | IC TXRX 3.3V/5V RS232 28-SSOP |
| AD1555AP | IC ADC PGA 24BIT LN 28PLCC |
| AD9639BCPZRL-170 | IC ADC 12B 170MSPS QUAD 72LFCSP |
| SP332ET-L/TR | IC TXRX RS232/485 SRL 28WSOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6654CBCZ | 功能描述:IC ADC 14BIT W/4CH RSP 256CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類型:2 個單端，單極 |
| AD6654XBCZ | 制造商:Analog Devices 功能描述:14-BIT, 92.16 MSPS, 4 & 6-CHANNEL WIDEBAND IF TO BASE BAND R - Bulk |
| AD6655 | 制造商:AD 制造商全稱:Analog Devices 功能描述:IF Diversity Receiver |
| AD6655-125EBZ | 功能描述:BOARD EVAL W/AD6655 & SOFTWARE RoHS:是 類別:RF/IF 和 RFID >> RF 評估和開發(fā)套件，板 系列:- 標準包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796 |
| AD6655-125EBZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:IF Diversity Receiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。