- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375235 > AD6652BC (Analog Devices, Inc.) 12-Bit, 65 MSPS IF to Baseband Diversity Receiver PDF資料下載
參數(shù)資料
| 型號： | AD6652BC |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 12-Bit, 65 MSPS IF to Baseband Diversity Receiver |
| 中文描述： | 12位，65 MSPS的IF到基帶分集接收機(jī) |
| 文件頁數(shù)： | 32/76頁 |
| 文件大?。?/td> | 1839K |
| 代理商： | AD6652BC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
AD6652
the input condition falls below the lower progra
threshold.
Rev. 0 | Page 32 of 76
mmed
wer
input signal goes above the upper threshold, the appropriate LI
signal becomes a ive. Once the signal falls below the lower
threshold, the counter begins counting. If the input condition
goes above the lower threshold, the counter is reset and starts
again, as shown in the figure. Once the counter has terminated
to 0, the LI line goes inactive.
To provide hysteresis, a dwell time register (see Table 28) is
available to hold off switching of the control line for a
predetermined number of clocks. Once the input condition is
below the lower threshold, the programmable counter begins
counting high speed clocks. As long as the input signal stays
below the lower threshold for the number of high speed clock
cycles programmed, the attenuator is removed on the terminal
count. However, if the input condition goes above the lo
threshold with the counter running, it is reset and must fall
below the lower threshold again to initiate the process. This
prevents unnecessary switching between states.
Threshold settings for LI are illustrated in Figure 47. When the
ct
HIGH
M
DWELL TIME
LOW
UPPER
THRESHOLD
LOWER
THRESHOLD
COUNTER
RESTARTS
TIME
0
Figure 47. Threshold Settings for LI
The LI line can be used for a variety of functions. It can be used
to set the controls of an attenuator, DVGA, or integrated and
used with an analog VGA. To simplify the use of this feature, the
cludes two separate gain settings, one when this line
e (rCIC2_QUIET[4:0] stored in Bits 9:5 of 0x92
active (rCIC2_LOUD[4:0] stored
register) and the other when
eg
in Bits 4:0 of 0x92 r ister). This allows the digital gain to
adjusted to the external changes. In conjunction with the gain
setting, a variable hold-off is included to compensate for the
pipeline delay of the ADC and the switching time of the gain
control element. Together, these two features provide seamless
gain switching.
rCIC2_LOUD[4:0] and rCIC2_QUIET[4:0]
These 5-bit registers contain scale values to compensate for th
rCIC2 gain
be
e
and external attenuator gain (if used). If no external
attenuator is used, both the rCIC2_QUIET and rCIC2_LOUD
registers contain the same value. These 5-bit scale values are
stored in the rCIC2 scale register (0x92) and the scaling is
applied before the data enters the rCIC2 resampling filter.
in
o minimize loop delays. Any of the four
filtering elements t
DDC processing channels can be set to monitor either of the
DDC input ports.
s
tains a correct scale value
throughout the process, making it totally independent. The
AD6652 includes a programmable pipeline delay that can be
used to compensate for the inherent 7-clock pipeline delay
associated with the front-end ADC. This feature promotes
smoother switching among gain settings.
AD6652 in
is inactiv
Both DDC input ports of the AD6652 have independent ga
control circuits, allowing each respective LI pin to be pro-
grammed to different set points. Note that the input gain
control circuits are wideband and are implemented prior to any
The chip also provides appropriate scaling of the internal data,
based on the attenuation associated with the LI signal. In thi
manner, data to the DSP main
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD6652PCB | 12-Bit, 65 MSPS IF to Baseband Diversity Receiver |
| AD6816 | Interface For ATM User-Network Interface IC to Category #5 Unshielded Twisted Pair (UTP) system or a fiber optic system.(ATM用戶網(wǎng)絡(luò)接口與#5類非屏蔽雙絞線系統(tǒng)或其他光纖系統(tǒng)的接口芯片) |
| AD693(中文) | Loop-Powered 4-20 mA Sensor Transmitter(環(huán)路供電,4-20mA傳感器變送器) |
| AD7010ARS | MIL-spec connector accessory |
| AD7010 | CMOS JDC DQPSK Baseband Transmit Port(CMOS 基帶傳輸口) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6652BC/PCB | 制造商:Analog Devices 功能描述:Evaluation Board With AD6652 And Software |
| AD6652BC/PCBZ | 制造商:Analog Devices 功能描述:DUAL CHANNEL ADC WITH QUAD CHA 制造商:Analog Devices 功能描述:DUAL CHANNEL ADC WITH QUAD CHANNEL RSP - Bulk |
| AD6652PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 65 MSPS IF to Baseband Diversity Receiver |
| AD6652XBC | 制造商:Analog Devices 功能描述:- Bulk |
| AD6653 | 制造商:AD 制造商全稱:Analog Devices 功能描述:IF Diversity Receiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。